Design of Parallel Image Compression Circuits for High-speed CMOS Image Sensors

We investigated parallel image compression circuits suitable for integration in high-speed CMOS image sensors.We compared the coding efficiency and hardware complexity of several image compression algorithms that use 2-D DCTs using simulation and logic synthesis,and found that using 4$\ imes$4 point 2-D DCT-based coding methods reduced hardware complexity and improved coding efficiency.We developed a parallel processing architecture for on-sensor image compression that use a processing element array and a data-buffering scheme for parallel data-output.We constructed a prototype 256 $\ imes$ 256 pixel high-speed CMOS image sensor chip that integrates 16 image compression-processing elements and uses 0.25-$\mu$m CMOS technology.The area of the image compression circuits is 80\% of the image array with 15 $\mu$m square pixels.The entire chip could be operated at a clock frequency of 53.6 MHz,and high-speed images compressed by a factor of four could be read out at 10,000 fps using a 32-bit parallel bus.

[1]  B. Mansoorian,et al.  A high speed, 500 frames/s, 1024/spl times/1024 CMOS active pixel sensor , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[3]  M. Furuta,et al.  A 3500fps High-Speed CMOS Image Sensor with 12b Column-Parallel Cyclic A/D Converters , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4]  S. Kawahito,et al.  A parallel image compression system for high-speed cameras , 2005, IEEE International Workshop on Imaging Systems and Techniques, 2005.

[5]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[6]  Toru Inoue,et al.  Parallel image compression circuit for high-speed cameras , 2005, IS&T/SPIE Electronic Imaging.

[7]  Wen-Hsiung Chen,et al.  Slant Transform Image Coding , 1974, IEEE Trans. Commun..

[8]  Kiyoharu Aizawa,et al.  Computational image sensor for on sensor compression , 1997 .

[9]  Akira Matsuzawa,et al.  A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras , 1997, IEEE J. Solid State Circuits.

[10]  Fausto Pellandini,et al.  Adaptive block-size transform coding for image compression , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.