Layout parameter analysis in Shannon expansion theorem based on 32 bit adder circuit

Abstract The 1-bit adder circuits are schematized using pass transistor logic (PTL) technique, that’s optimized by the Shannon expansion theorem. The proposed 32 bit carry increment adder (CIA) circuit is designed by bit slice method. The CIA adder layout gives tremendous change compared to existing author results. The proposed circuit achieved better performance on power consumption, speed, throughput, and area. The 32-bit adder circuits are implemented in various types of 1-bit adder cells, such as Shannon, Mixed-Shannon and MCIT-7T. Furthermore, the 32-bit CIA adder layout is furtherly investigated for RLC interconnect parameter such as capacitive impedance, inductive impedance, power factor sin ϕ, tan ϕ for applying frequency. The 32 bit adder circuit acts in a better way than existing circuits in terms of power dissipation, delay, throughput, latency, power factor, sin ϕ and tan ϕ.

[1]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[2]  Bevan M. Baas,et al.  Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS , 2010, International Conference on Communications and Electronics 2010.

[3]  C. Senthilpari.  A Low-power and High-performance Radix-4 Multiplier Design Using a Modified Pass-transistor Logic Technique , 2011 .

[4]  Damu Radhakrishnan,et al.  Delay Efficient 32-Bit Carry-Skip Adder , 2008, VLSI Design.

[5]  I-Chyn Wey,et al.  An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term , 2012 .

[6]  Chinnaiyan Senthilpari,et al.  Proposed low power, high speed adder-based 65-nm Square root circuit , 2011, Microelectron. J..

[7]  Jason Cong,et al.  Interconnect layout optimization under higher order RLC model forMCM designs , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..

[9]  R. Rawat,et al.  High figure-of-merit SOI power LDMOS for power integrated circuits , 2015 .

[10]  Bo Zhao,et al.  Overview of current techniques in remote data auditing , 2016 .

[11]  Kuo-Hsing Cheng,et al.  64-bit Pipeline Carry Lookahead Adder Using all-n-transistor Tspc Logics , 2006, J. Circuits Syst. Comput..

[12]  Feng Jian,et al.  Complex Network Theory and Its Application Research on P2P Networks , 2016 .

[13]  Harish M. Kittur,et al.  A buffer placement algorithm to overcome short-circuit power dissipation in mesh based clock distribution network , 2015 .

[14]  Ajay Kumar Singh,et al.  Design of a low-power, high performance, 8×8 bit multiplier using a Shannon-based adder cell , 2008, Microelectron. J..

[15]  Cristian M. Albina,et al.  Layout Parasitic Interconnections Effects on High Frequency Circuits , 2007, 2007 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip.

[16]  Ghassem Jaberipur,et al.  Low area/power decimal addition with carry-select correction and carry-select sum-digits , 2014, Integr..

[17]  P. Velrajkumar,et al.  An efficient EPI and energy consumption of 32 bit ALU using Shannon theorem based adder approach , 2011 .

[18]  Brajesh Kumar Kaushik,et al.  An Accurate FDTD Model for Crosstalk Analysis of CMOS-Gate-Driven Coupled RLC Interconnects , 2014, IEEE Transactions on Electromagnetic Compatibility.

[19]  P. K. Dakhole,et al.  VLSI design of power efficient Carry Skip Adder using TSG & Fredkin reversible gate , 2012, 2012 International Conference on Devices, Circuits and Systems (ICDCS).

[20]  Pankaj Kumar,et al.  Low voltage high performance hybrid full adder , 2016 .

[21]  C. Senthilpari,et al.  Low power and high speed 8x8 bit multiplier using non-clocked pass transistor logic , 2007, 2007 International Conference on Intelligent and Advanced Systems.