Statistical power optimization of deep-submicron digital CMOS circuits based on structured perceptron

The effect of process variability on power and performance of integrated circuits can only be reduced with statistical optimization techniques. In this paper, we examine optimum VDD-VT design for minimizing power in deep-submicron CMOS circuits and introduce highly-efficient algorithm for yield constrained optimum power operation to include the impact of process variability and avoid the limitations of commonly employed deterministic optimization techniques. The yield constraint becomes active as the optimization concludes, eliminating the problem of overdesign in worst-case approach. The experimental results, obtained with ISCAS'85 circuits implemented in UMC 1P8M 65nm technology, demonstrate feasibility of the method.

[1]  Yoav Freund,et al.  Large Margin Classification Using the Perceptron Algorithm , 1998, COLT' 98.

[2]  David G. Chinnery,et al.  Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.

[3]  John C. Platt,et al.  Fast training of support vector machines using sequential minimal optimization, advances in kernel methods , 1999 .

[4]  K. Bernstein,et al.  Scaling, power, and the future of CMOS , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  Thomas Hofmann,et al.  Support vector machine learning for interdependent and structured output spaces , 2004, ICML.

[6]  Václav Hlavác,et al.  Multi-class support vector machine , 2002, Object recognition supported by user interaction for service robots.

[7]  Kiyoo Itoh,et al.  Adaptive circuits for the 0.5-V nanoscale CMOS era , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  K. Takeda,et al.  Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes , 2006, IEEE Journal of Solid-State Circuits.

[9]  M. Anis,et al.  Statistical Approach for Yield Optimization for Minimum Energy Operation in Subthreshold Circuits Considering Variability Issues , 2010, IEEE Transactions on Semiconductor Manufacturing.

[10]  Zhi-Quan Luo,et al.  Robust gate sizing by geometric programming , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[11]  David Chiang,et al.  Hope and Fear for Discriminative Training of Statistical Translation Models , 2012, J. Mach. Learn. Res..

[12]  Qin Tang,et al.  Statistical Moment Estimation of Delay and Power in Circuit Simulation , 2010, J. Low Power Electron..

[13]  Vladimir Stojanovic,et al.  Methods for true power minimization , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[14]  Qin Tang,et al.  Stochastic Analysis of Deep-Submicrometer CMOS Process for Reliable Circuits Designs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Keith A. Bowman,et al.  A minimum total power methodology for projecting limits on CMOS GSI , 2000, IEEE Trans. Very Large Scale Integr. Syst..