Analysis of Failure Mechanism on Gate-Silicided and Gate-Non-Silicided, Drain/Source Silicide-blocked ESD NMOSFETs in a 65nm Bulk CMOS Technology

Electrical and SEM analysis of gate-silicided (GS) and gate-non-silicided (GNS) ESD NMOSFETs in a 65nm bulk CMOS technology show that the failure mechanism switches away from classical drain-to-source filamentation when the silicidation between the silicide-blocked drain/source and the polysilicon gate is avoided. For 2.5V thick oxide devices, drain-to-substrate junction shorting was observed, whereas, for 1.0V thin oxide devices, gate-oxide breakdown failure occurred

[1]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[2]  B. Keppens,et al.  Active-area-segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS design , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  M. Muhammad,et al.  Evaluation of diode-based and NMOS/Lnpn-based ESD protection strategies in a triple gate oxide thickness 0.13 µm CMOS logic technology , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  M. Weybright,et al.  High performance and low power transistors integrated in 65nm bulk CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  A. Heringa,et al.  The effect of silicide on ESD performance , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[6]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[7]  E.R. Worley.  New ballasting method for MOS output drivers and power bus clamps , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..