Synchronization in a Multilevel CMOS Time-to-Digital Converter

Accurate time-to-digital conversion is typically based on determining the positions of the timing signals within the period of an accurate clock with digital delay-line interpolators. In order to save circuit area and to improve single-shot precision to the picosecond level, multilevel interpolators can be used. Timing signals are generally asynchronous with respect to the main clock, and thus, in order to obtain unambiguous and errorless results, careful attention should be given to the synchronization of the timing signals and various operating blocks and to the generation of the interpolation residue between the interpolators. This paper attempts to describe these problems in detail and suggests some solutions using a time-to-digital converter architecture based on two-level interpolation as a test vehicle, which demonstrates 6-ps rms single-shot precision in a measurement range of 1 ms.

[1]  A. Mantyniemi,et al.  An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[3]  Józef Kalisz,et al.  Review of methods for time interval measurements with picosecond resolution , 2004 .

[4]  A. Marchioro,et al.  A flexible multi-channel high-resolution time-to-digital converter ASIC , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).

[5]  Timo Rahkonen,et al.  CMOS ASIC devices for the measurement of short time intervals , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[6]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[7]  J. Kostamovaara,et al.  Time‐to‐digital converter with an analog interpolation circuit , 1986 .

[8]  J. Kostamovaara,et al.  A 9-channel integrated time-to-digital converter with sub-nanosecond resolution , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[9]  A. Waizman.  A delay line loop for frequency synthesis of de-skewed clock , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[10]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[11]  J. Kalisz,et al.  Nonlinearity correction of the integrated time-to-digital converter with direct coding , 1996, Proceedings of 20th Biennial Conference on Precision Electromagnetic Measurements.

[12]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[13]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[14]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[15]  D. Porat,et al.  Review of Sub-Nanosecond Time-Interval Measurements , 1973 .

[16]  J. F. Genat.  High resolution time-to-digital converters , 1992 .

[17]  R. Nutt.  Digital Time Intervalometer , 1968 .

[18]  Hong-Yi Huang,et al.  A New Cycle-Time-to-Digital Converter With Two Level Conversion Scheme , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[19]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Timo Rahkonen,et al.  A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[21]  J. Kalisz,et al.  Error analysis and design of the Nutt time-interval digitiser with picosecond resolution , 1987 .

[22]  A. Marchioro,et al.  4-channel rad-hard delay generation ASIC with 1 ns timing resolution for LHC , 1998, 1998 IEEE Nuclear Science Symposium Conference Record. 1998 IEEE Nuclear Science Symposium and Medical Imaging Conference (Cat. No.98CH36255).