A high-speed median filter VLSI using floating-gate-MOS-based low-power majority voting circuits
暂无分享,去创建一个
[1] Tadashi Shibata,et al. A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors , 2003, NIPS.
[2] Roberto Roncella,et al. 70-MHz 2- mu m CMOS bit-level systolic array median filter , 1993 .
[3] Tadashi Shibata,et al. A real-time VLSI median filter employing two-dimensional bit-propagating architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[4] Levent Onural,et al. Design and implementation of a general-purpose median filter unit in CMOS VLSI , 1990 .
[5] Chin-Hsing Chen,et al. Data dependence analysis and bit-level systolic arrays of the median filter , 1998, IEEE Trans. Circuits Syst. Video Technol..
[6] Chung Len Lee,et al. Bit-sliced median filter design based on majority gate , 1992 .