Dynamic Voltage Scheduling for Real Time Asynchronous Systems

Power consumption is becoming a major issue for embedded systems design. High power consumption reduces battery life and affects system cost and performances. This paper introduces a new power reduction technique that combines an asynchronous processor and a low power operating system (OS). The asynchronous processor is ideal for embedded applications: it is low power and functional within a wide supply voltage range. According to the tasks requirements, the OS regulates the processor operating voltage and so the computational power at run-time. This ensures minimum energy consumption. Simulation results show that low power OS - asynchronous processor combination reduce drastically power consumption in a real-time embedded system.

[1]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Paul J.M. Havinga,et al.  A survey of energy saving techniques for mobile computers , 1997 .

[3]  R. Brodersen,et al.  Voltage Scheduling in the lpARM Microprocessor System , 2000 .

[4]  M. Srivastava,et al.  Predictive strategies for low-power RTOS scheduling , 2000, Proceedings 2000 International Conference on Computer Design.

[5]  P. Vivet,et al.  ASPRO: An asynchronous 16-bit RISC microprocessor with DSP capabilities , 1999, Proceedings of the 25th European Solid-State Circuits Conference.

[6]  Giovanni De Micheli,et al.  Comparing System-Level Power Management Policies , 2001, IEEE Des. Test Comput..

[7]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Thomas D. Burd,et al.  Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  Larry L. Biro,et al.  Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Trevor Pering,et al.  Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System , 1998 .

[11]  Massoud Pedram,et al.  Design Technologies for Low Power VLSI , 1995 .

[12]  Trevor N. Mudge,et al.  Power: A First-Class Architectural Design Constraint , 2001, Computer.

[13]  Hal Wasserman,et al.  Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.

[14]  Marc Renaudin,et al.  ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[15]  L. Benini,et al.  Operating-system directed power reduction , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[16]  Mani B. Srivastava,et al.  Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Scott Shenker,et al.  Scheduling for reduced CPU energy , 1994, OSDI '94.

[18]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[19]  Thomas D. Burd,et al.  Energy efficient CMOS microprocessor design , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[20]  Luca Benini,et al.  Dynamic voltage scaling and power management for portable systems , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[21]  Trevor Mudge,et al.  Automatic monitoring for interactive performance and power reduction , 2001 .