CRAVE: An advanced constrained random verification environment for SystemC
暂无分享,去创建一个
Rolf Drechsler | Daniel Große | Hoang Minh Le | Finn Haedicke | R. Drechsler | H. M. Le | Daniel Große | Finn Haedicke
[1] Robert Wille,et al. SWORD: A SAT like prover using word level information , 2007, VLSI-SoC.
[2] Thorsten Grotker,et al. System Design with SystemC , 2002 .
[3] Fabio Somenzi,et al. CUDD: CU Decision Diagram Package Release 2.2.0 , 1998 .
[4] Robert P. Kurshan,et al. Application of Formal Word-Level Analysis to Constrained Random Simulation , 2008, CAV.
[5] Nikolaj Bjørner,et al. Z3: An Efficient SMT Solver , 2008, TACAS.
[6] Armin Biere,et al. Boolector: An Efficient SMT Solver for Bit-Vectors and Arrays , 2009, TACAS.
[7] Daniel Gajski,et al. Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[8] Brian Bailey,et al. ESL Design and Verification: A Prescription for Electronic System Level Methodology , 2007 .
[9] Robert Wille,et al. SMT-based stimuli generation in the SystemC Verification library , 2009, 2009 Forum on Specification & Design Languages (FDL).
[10] Armin Biere,et al. PicoSAT Essentials , 2008, J. Satisf. Boolean Model. Comput..
[11] R. Stephenson. A and V , 1962, The British journal of ophthalmology.
[12] Adnan Aziz,et al. Constraint-based verification , 2006 .
[13] Frank Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .
[14] Stuart Swan,et al. A tutorial introduction on the new SystemC verification standard , 2003 .
[15] Rolf Drechsler,et al. Quality-Driven SystemC Design , 2009 .
[16] Rolf Drechsler,et al. The system verification methodology for advanced TLM verification , 2012, CODES+ISSS '12.
[17] Stefan Frehse,et al. metaSMT: Focus on Your Application not on Solver Integration , 2011, DIFTS@FMCAD.
[18] Igor L. Markov,et al. Random Stimulus Generation using Entropy and XOR Constraints , 2008, 2008 Design, Automation and Test in Europe.
[19] Jack Donovan,et al. SystemC: From the Ground Up , 2004 .
[20] Robert Wille,et al. Contradiction analysis for constraint-based random simulation , 2008, 2008 Forum on Specification, Verification and Design Languages.
[21] Janick Bergeron,et al. Writing Testbenches using SystemVerilog , 2006 .
[22] Rolf Drechsler,et al. Improvements for constraint solving in the systemc verification library , 2007, GLSVLSI '07.
[23] Niklas Sörensson,et al. An Extensible SAT-solver , 2003, SAT.
[24] Harry D. Foster,et al. Assertion-Based Design , 2010 .
[25] Sofia Cassel,et al. Graph-Based Algorithms for Boolean Function Manipulation , 2012 .
[26] Daniel Kroening,et al. Digitaltechnik - eine praxisnahe Einführung , 2008 .
[27] Rolf Drechsler,et al. Simulation-based equivalence checking between SystemC models at different levels of abstraction , 2011, GLSVLSI '11.
[28] Kurt Keutzer,et al. Coverage Metrics for Functional Validation of Hardware Designs , 2001, IEEE Des. Test Comput..
[29] Andreas Kuehlmann,et al. Stimulus generation for constrained random simulation , 2007, ICCAD 2007.