PARALLEL IMAGE PROCESSING AND COMPUTER VISION ARCHITECTURE

of Undergraduate Thesis Presented to the Electrical and Computer Engineering Department of the University of Florida in Partial Fulfillment of the Requirements for the Degree of Bachelor of Science summa cum laude PARALLEL IMAGE PROCESSING AND COMPUTER VISION ARCHITECTURE By James Greco May 2005 Chair: Dapeng Wu Major Department: Electrical and Computer Engineering Real-time image processing is limited with modern microprocessors. This thesis presents a novel method for the implementation of image processing and computer vision algorithms in hardware. Using pipelining methods from computer architecture, our system provides a flexible and fast platform for the development of image processing algorithms. The architecture’s computational power over a Pentium 4 microprocessor is shown through an analytical analysis of the simulated performance. Two demonstrations of the architecture’s implementation in a Field Programmable Gate Array are provided The position of an object is tracked by using the object’s color properties and the micro air vehicle on-board horizon tracking problem is solved. CHAPTER

[1]  Jason Plew,et al.  Enabling Autonomous MAV Flight , 2022 .

[2]  Peter G. Ifju,et al.  Vision-guided flight stability and control for micro air vehicles , 2002, IEEE/RSJ International Conference on Intelligent Robots and Systems.

[3]  장훈,et al.  [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .

[4]  John M. Hannah,et al.  Alpha channel estimation in high resolution images and image sequences , 2001, Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition. CVPR 2001.

[5]  Bruce A. Draper,et al.  Accelerated image processing on FPGAs , 2003, IEEE Trans. Image Process..

[6]  Stephen D. Brown,et al.  Architecture of FPGAs and CPLDs: A Tutorial , 2000 .

[7]  Scott,et al.  Towards Flight Autonomy: Vision-Based Horizon Detection for Micro Air Vehicles , 1999 .