Verification of I/O trace set inclusion for a class of non-deterministic finite state machines

The author generalizes a transformation of the composition of two relations introduced earlier and then illustrates its use by analyzing the problem of I/O trace set inclusion of two synchronous nondeterministic finite-state machines. It is shown that the expression describing the inclusion of sets of traces can be transformed into a polynomial-time algorithm verifying a simulation relation, if the larger machine is k-step observably nondeterministic, i.e., a machine in which the selection of the next state can be identified by observing distinct I/O sequences of length of up to k.<<ETX>>

[1]  Eduard Cerny A compositional transformation for formal verification , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  Olivier Coudert,et al.  A unified framework for the formal verification of sequential circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[5]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[6]  Eduard Cerny,et al.  An Approach to Unified Methodology of Combinational Switching Circuits , 1977, IEEE Transactions on Computers.