A 2.5 V CMOS switched-capacitor channel-select filter with image rejection and automatic gain control

This paper presents a channel-select filter for 2.4 GHz, low-IF Bluetooth transceiver application. Besides of channel selection, image signal rejection, automatic gain control (AGC) and signal strength indication functions are all integrated. High frequency accuracy and large signal dynamic range is given as the switched-capacitor (SC) structure. Circuit techniques like multiple clock rate, filter capacitance scaling, and simplified op-amp structure are employed for power minimization. Measurement results indicate that the image rejection and the adjacent channel selectivity are better than 40 dB and 60 dB respectively. With a 0.25 /spl mu/m 1P5M CMOS technology the proposed filter dissipates 11.8 mA from a single 2.5 V supply voltage.

[1]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[2]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[3]  A.A. Abidi,et al.  A broad-band tunable CMOS channel-select filter for a low-IF wireless receiver , 1999, IEEE Journal of Solid-State Circuits.

[4]  A. Rofougaran,et al.  A CMOS channel-select filter for a direct-conversion wireless receiver , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[5]  B.J. Minnis,et al.  A low-IF polyphase receiver for GSM using log-domain signal processing , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[6]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.