Statistical Analysis of Digital Circuits Subjected to EMI Induced Delays
暂无分享,去创建一个
Specifically, it is shown how to evaluate the pro bability the output will be HIGH. This can be used as a measure of system performance. For example, at a specific instant of time assume the output to a known input will be HIGH provided the system is behaving properly. When the system is interfered with, if the probability the output is HIGH at that instant equals 0.8, then the system will be in error in approximately 20% of the cases. By equating the binary output to the value 1 when it is HIGH and to the value 0 when it is LOW, the probability of the output being HIGH equals the statistical average (or expected value) of the out put. Hence, performance analysis is reduced to the pro blem of evaluating statistical averages.
[1] Gerard Capraro,et al. A Probabilistic Approach to EMC Modeling and Analysis , 1982, 1982 IEEE International Symposium on Electromagnetic Compatibility.
[2] Jacob Alkalay,et al. Performance Degradation of a 7400 TTL Nand Gate Due to Sinusoidal Interference , 1980, 1980 IEEE International Symposium on Electromagnetic Compatibility.
[3] Gerard Capraro,et al. Random Susceptibility of an IC 7400 TTL Nand Gate , 1983, 1983 IEEE International Symposium on Electromagnetic Compatibility.