A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS

An on-die multi-core circuit-switched network for tera-scale computing, achieving 2.9 Tb/s throughput for random data transmissions on a 64 core 2D mesh and consuming 8 W in 45 nm CMOS at 1.0V, 50degC is described. Use of pipelined circuit-switched transmission, coupled with circuit path queue circuits and packet-switched request circuits enable power consumption of 125 mW/router and efficiency of 363 Gb/s/W, with scalable traffic-dependent throughput up to 6.2 Tb/s.

[1]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[2]  H.-J. Yoo,et al.  A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[3]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  A. Alvandpour,et al.  A 5.1GHz 0.34mm2 Router for Network-on-Chip Applications , 2007, 2007 IEEE Symposium on VLSI Circuits.

[5]  N. Ranganathan,et al.  A wire-delay scalable microprocessor architecture for high performance systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Chia-Ming Wu,et al.  Design of a High-Performance Switch for Circuit-Switched On-Chip Networks , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[8]  T. Mohsenin,et al.  An asynchronous array of simple processors for dsp applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.