Software processing performance in network processors
暂无分享,去创建一个
[2] N. Zervos,et al. Application decomposition for high-speed network processing platforms , 2002, 2nd European Conference on Universal Multiservice Networks. ECUMN'2001 (Cat. No.02EX563).
[3] Stylianos Perissakis,et al. Processing and scheduling components in an innovative network processor architecture , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[4] Hans-Werner Braun,et al. The NLANR network analysis infrastructure , 2000, IEEE Commun. Mag..
[5] Gilbert Wolrich,et al. The next generation of Intel IXP network processors , 2002 .
[6] Nicholaos Zervos,et al. An innovative scheduling scheme for high-speed network processors , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[7] Nicholaos Zervos,et al. A fully programmable memory management system optimizing queue handling at multi gigabit rates , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[8] Stylianos Perissakis,et al. Efficient field processing cores in an innovative protocol processor system-on-chip , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[9] Manolis Katevenis,et al. Efficient per-flow queueing in DRAM at OC-192 line rate using out-of-order execution techniques , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).