Live sequence charts applied to hardware requirements specification and verification
暂无分享,去创建一个
Ganesh Gopalakrishnan | Konrad Slind | Annette Bunker | G. Gopalakrishnan | Konrad Slind | Annette Bunker
[1] Anca Muscholl,et al. Compositional message sequence charts , 2001, International Journal on Software Tools for Technology Transfer.
[2] Anca Muscholl,et al. Analyzing Message Sequence Charts , 2000, SAM.
[3] Alan J. Hu,et al. Monitor-Based Formal Specification of PCI , 2000, FMCAD.
[4] E.M. Clarke,et al. Verifying IP-core based system-on-chip designs , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[5] Alain J. Martin. Synthesis of Asynchronous VLSI Circuits , 1991 .
[6] Kedar S. Namjoshi,et al. On the completeness of compositional reasoning , 2000 .
[7] Werner Damm,et al. Verification of a Radio-Based Signaling System Using the STATEMATE Verification Environment , 2001, Formal Methods Syst. Des..
[8] Anca Muscholl,et al. Compositional Message Sequence Charts , 2001, TACAS.
[9] Konrad Slind,et al. Applying a visual specification language to hardware protocol verification , 2004 .
[10] D. Kelf,et al. Your core - my problem? integration and verification of IP , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[11] Patrick Heymans,et al. Turning High-Level Live Sequence Charts into Automata , 2002 .
[12] D. Dill,et al. Deriving a simulation input generator and a coverage metric from a formal specification , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[13] David Harel,et al. LSCs: Breathing Life into Message Sequence Charts , 1999, Formal Methods Syst. Des..
[14] Rajeev Alur,et al. Inference of message sequence charts , 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium.
[15] Jochen Klose,et al. An Automata Based Interpretation of Live Sequence Charts , 2001, TACAS.
[16] L. McMillanmcmillan. Circular Compositional Reasoning about Liveness , 1999 .
[17] Werner Damm,et al. Modeling and Validating Train System Applications Using Statemate and Live Sequence Charts , 2002 .
[18] Barry Clark,et al. SoC integration of reusable baseband Bluetooth IP , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[19] Ganesh Gopalakrishnan,et al. Using live sequence charts for hardware protocol specification and compliance verification , 2001, Sixth IEEE International High-Level Design Validation and Test Workshop.
[20] John Rushby. Formal Verification of McMillan's Compositional Assume-Guarantee Rule , 2001 .
[21] Dong Wang,et al. Formal Verification of the PCI Local Bus: A Step Towards IP Core Based System-On-Chip Design Verification , 1999 .
[22] Ganesh Gopalakrishnan,et al. VERIFYING A VCI BUS INTERFACE MODEL USING AN LSC-BASED SPECIFICATION , 2002 .
[23] Kedar S. Namjoshi,et al. On the Competeness of Compositional Reasoning , 2000, CAV.
[24] David Harel,et al. Playing with time: on the specification and execution of time-enriched LSCs , 2002, Proceedings. 10th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunications Systems.
[25] Michael David Jones,et al. Formal verification of parameterized protocols on branching networks , 2001 .
[26] Blaise Genest,et al. Compositional Message Sequence Charts (CMSCs) Are Better to Implement Than MSCs , 2005, TACAS.
[27] Ken Albin. Nuts and bolts of core and SoC verification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[28] Manfred Broy,et al. From MSCs to Statecharts , 1998, DIPES.
[29] Tom Anderson,et al. Your core— my problem? (panel session): integration and verification of IP , 2001, DAC '01.
[30] Franz J. Rammig. Distributed and Parallel Embedded Systems , 1999 .
[31] Kenneth L. McMillan,et al. Circular Compositional Reasoning about Liveness , 1999, CHARME.