Gain-based technology mapping for discrete-size cell libraries

In this paper we describe a technology mapping technique based on the logical effort theory by I. Sutherland and R. Sproull (1991). First, we appropriately characterize a given standard cell library and extract from it a set of cell classes. Each cell-class is assigned a constant-delay model and corresponding load-bounds, which define the conditions of the delay model's validity. Next, we perform technology mapping using the classes determined in the first step. We propose several effective area-optimization heuristics which allow us to apply our algorithm directly to general graphs. Experimental results show that our gain-based mapping algorithm achieves reduced delay with less area, compared to the mapper in SIS by E. Sentovich et al. (1992). By adjusting the constant delay model associated with each class, we determine the area-delay trade-off curve. We achieve the best area-delay trade-off using a design-specific constant delay models.

[1]  Robert K. Brayton,et al.  Delay-optimal technology mapping by DAG covering , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[3]  Massoud Pedram,et al.  LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[4]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[5]  Massoud Pedram,et al.  A near optimal algorithm for technology mapping minimizing area under delay constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[6]  L. Stok,et al.  Wavefront technology mapping , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[7]  Alberto Sangiovanni-Vincentelli,et al.  Logic synthesis for vlsi design , 1989 .

[8]  J. Grodstein,et al.  Logic decomposition during technology mapping , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  Andrew B. Kahng,et al.  On the relevance of wire load models , 2001, SLIP '01.

[10]  Joel Grodstein,et al.  A delay model for logic synthesis of continuously-sized networks , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  Leon Stok,et al.  Gate-size selection for standard cell libraries , 1998, ICCAD.

[12]  Robert K. Brayton,et al.  Area and search space control for technology mapping , 2000, Proceedings 37th Design Automation Conference.

[13]  Frank Johannes,et al.  Technology mapping for simultaneous gate and interconnect optimisation , 1999 .

[14]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .