VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration

This paper discusses very large scale integration (VLSI) issues, including reconfiguration and yield, for a new interconnection network, "Tori connected mESHes (TESH)". Its key features are the following: (1) it is hierarchical, thus allowing exploitation of computation locality as well as easy expansion up to a million processors, (2) it permits efficient VLSI/ULSI (ultralarge scale integration) realization, and (3) it appears to be well suited for three-dimensional (3-D) implementation. This is due in part to the fact that it requires far fewer number of vertical wires than most other multicomputer networks of comparable diameter, as demonstrated by a 4096 node example. Presented in the paper are the architecture of the new network, node addressing and message routing, VLSI considerations, and most importantly, the reconfiguration and yield studies.

[1]  S. Horiguchi,et al.  A hierarchical redundant cube-connected cycle for WSI yield enhancement , 1995, Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI).

[2]  V. K. Jain,et al.  Reconfiguration and yield for TESH: a new hierarchical interconnection network for 3-D integration , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[3]  William J. Dally,et al.  Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.

[4]  A. Boubekeur,et al.  Interconnection networks with fault-tolerance properties , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[5]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[6]  Vijay K. Jain,et al.  Rapid prototyping of parallel processing systems on TESH network , 1998, Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237).

[7]  M. L. Campbell,et al.  3D wafer stack neurocomputing , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[8]  Howard Jay Siegel,et al.  Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.) , 1985 .

[9]  Franco P. Preparata,et al.  The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).

[10]  J. Carson.  The emergence of stacked 3D silicon and its impact on microelectronics systems integration , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[11]  Arnold L. Rosenberg,et al.  Three-Dimensional VLSI: a case study , 1983, JACM.

[12]  J. G. Nash,et al.  The 3-D Computer , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.

[13]  V. K. Jain,et al.  Data manipulator network for WSI designs , 1990, 1990 Proceedings. International Conference on Wafer Scale Integration.

[14]  Mitsumasa Koyanagi,et al.  Three-dimensional integration technology for real time micro-vision system , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.