An FPGA-based implementation of HW/SW architecture for CFAR radar target detector

This paper presents an efficient HW/SW Codesign FPGA-based architecture of B-ACOSD CFAR target detector in log normal distribution for radar system. All CFAR system modules are analyzed in order to identify the critical ones to be optimized so that the detection process will be conducted in realtime. To compel the design optimization of CFAR Architecture, we have considered the custom instruction approach offered by Altera environment. Furthermore HW/SW architecture of the CFAR detector is carried out where the NIOS II execute the software part and communicate via the Avalon switch fabric with the hardware modules represented by the custom logic components, on-chip memories, UART and JTAG interfaces. The proposed system-on-chip is validated and tested using the Stratix IV EP4SGX230KF4C2 of Altera operating at 250MHz. Using the HW/SW approach for our embedded target detection system, we improved the performance of the architecture compared to the pure software one with a total delay of 0.45 μs.

[1]  Mohammad Ali Khalighi,et al.  Adaptive CFAR processor for nonhomogeneous environments , 2000, IEEE Trans. Aerosp. Electron. Syst..

[2]  Saleh A. Alshebeili,et al.  Design and Implementation of a Configurable Real-Time FPGA-Based TM-CFAR Processor for Radar Target Detection , 2008 .

[3]  Claudia Feregrino Uribe,et al.  A versatile hardware architecture for a constant false alarm rate processor based on a linear insertion sorter , 2010, Digit. Signal Process..

[4]  H. M. Finn,et al.  Adaptive detection mode with threshold control as a function of spatially sampled clutter level estimates , 1968 .

[5]  V. Anastassopoulos,et al.  Optimal CFAR detection in Weibull clutter , 1995 .

[6]  Faouzi Soltani,et al.  Performance analysis of some CFAR detectors in homogeneous and non-homogeneous Pearson-distributed clutter , 2006, Signal Process..

[7]  Jawad K. Ali,et al.  An FPGA based implementation of CA-CFAR processor , 2007 .

[8]  BarkatMourad,et al.  Performance analysis of order-statistic CFAR detectors in time diversity systems for partially correlated chi-square targets and multiple target situations , 2006 .

[9]  John Rickard,et al.  Adaptive Detection Algorithms for Multiple-Target Situations , 1977, IEEE Transactions on Aerospace and Electronic Systems.

[10]  Ridha Djemal,et al.  A real-time FPGA-based implementation of target detection technique in non homogenous environment , 2010, 5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[11]  Saleh A. Alshebeili,et al.  Field programmable gate array-based design and realisation of automatic censored cell averaging constant false alarm rate detector based on ordered data variability , 2009, IET Circuits Devices Syst..

[12]  Mourad Barkat,et al.  Performance analysis of order-statistic CFAR detectors in time diversity systems for partially correlated chi-square targets and multiple target situations: A comparison , 2006, Signal Process..

[13]  Saleem A. Kassam,et al.  Analysis of CFAR processors in homogeneous background , 1988 .

[14]  Faouzi Soltani,et al.  A novel threshold optimization of ML-CFAR detector in Weibull clutter using fuzzy-neural networks , 2007, Signal Process..

[15]  M. Weiss,et al.  Analysis of Some Modified Cell-Averaging CFAR Processors in Multiple-Target Situations , 1982, IEEE Transactions on Aerospace and Electronic Systems.

[16]  Mourad Barkat,et al.  Signal detection and estimation , 1991 .

[17]  V. Hansen,et al.  Detectability Loss Due to "Greatest Of" Selection in a Cell-Averaging CFAR , 1980, IEEE Transactions on Aerospace and Electronic Systems.

[18]  Saleh A. Alshebeili,et al.  A Monte Carlo simulation for two novel automatic censoring techniques of radar interfering targets in log-normal clutter , 2007, 2007 9th International Symposium on Signal Processing and Its Applications.

[19]  Ridha Djemal,et al.  Design and Implementation of Real-Time Automatic Censoring System on Chip for Radar Detection , 2010 .

[20]  B. Magaz,et al.  An efficient FPGA implementation of the OS-CFAR processor , 2008, 2008 International Radar Symposium.

[21]  René Cumplido,et al.  A Configurable FPGA-based Hardware Architecture for Adaptive Processing of Noisy Signals for Target Detection Based on Constant False Alarm Rate (CFAR) Algorithms , 2004 .

[22]  Rafi Ravid,et al.  Maximum-likelihood CFAR for Weibull background , 1992 .

[23]  Pramod K. Varshney,et al.  CFAR detection for multiple target situations , 1989 .

[24]  Hermann Rohling,et al.  Radar CFAR Thresholding in Clutter and Multiple Target Situations , 1983, IEEE Transactions on Aerospace and Electronic Systems.

[25]  Markku J. Juntti,et al.  Iterative multidimensional impulse detectors for communications based on the classical diagnostic methods , 2005, IEEE Transactions on Communications.

[26]  Saleh A. Alshebeili,et al.  FPGA-based implementation of a CFAR processor using Batcher's sort and LUT arithmetic , 2009, 2009 4th International Design and Test Workshop (IDT).

[27]  M. Wagner,et al.  FPGA-based signal processing of an automotive radar sensor , 2004, First European Radar Conference, 2004. EURAD..

[28]  Saleh A. Alshebeili,et al.  A Monte Carlo simulation for two novel automatic censoring techniques of radar interfering targets in log-normal clutter , 2008, Signal Process..