A real-time HDTV video decoder

We present an architecture for real-time digital HDTV video decoding. Our technique is based on a dual decoding datapath controlled in a fixed schedule with an efficient write-back scheme for anchor pictures. Unlike other decoding approaches such as the slice bar decoding method and the crossing-divided method, our scheme reduces the memory access contention problem to achieve real-time HDTV decoding without a high cost in overall decoder buffers, architecture, and bus. Our simulation shows that with a relatively low rate 81 MHz clock, our decoder can decode MPEG-2 MP@HL HDTV in real-time, based on an ATSC video format of 1920/spl times/1080 pixels/frame at 30 frames/s, at a bit rate of 18 to 20 Mbit/s.

[1]  C. L. Lee Parallel implementation of motion-compensation for HDTV video decoder , 1997 .

[2]  A. Cugnini,et al.  MPEG-2 video decoder for the digital HDTV Grand Alliance system , 1995 .

[3]  C.L. Lee,et al.  IMPLEMENTATION OF DIGITAL HDTV VIDEO DECODER BY MULTIPLE MULTIMEDIA VIDEO PROCESSORS , 1996, 1996. Digest of Technical Papers., International Conference on Consumer Electronics.

[4]  Nam Ling,et al.  Architecture and bus-arbitration schemes for MPEG-2 video decoder , 1999, IEEE Trans. Circuits Syst. Video Technol..

[5]  Wu,et al.  An HDTV Video Decoder IC For ATV Receivers , 1997, 1997 International Conference on Consumer Electronics.

[6]  Geib,et al.  Reducing Memory In MPEG2-video-decoder-architecture , 1997, 1997 International Conference on Consumer Electronics.