MAML: An ADL for Designing Single and Multiprocessor Architectures

Publisher Summary This chapter focuses on machine markup language (MAML), an architecture description language (ADL) used for modeling and simulation of both single and multiprocessor architectures. It is based on XML, which allows the characterization of the resources of complex processor architectures at both structural and behavioral levels in a convenient manner. The MAML has its roots in designing application-specific instruction set processors and an MAML description contains a clearly arranged list of the architecture's resources such as functional units, pipeline stages, and register files; operation sets such as binding possibilities of operations to functional units and operand directions; communication structures such as buses and ports; and timing behavior such as latency of operations and behavior of multicycle operations. The extracted parameters are used for a fast interactive cycle-accurate simulation and for compiler retargeting. Finally, the processor architecture described within MAML is automatically synthesized for rapid prototyping.

[1]  Luca Benini,et al.  Combining Simulation and Formal Methods for System-Level Performance Analysis , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  Jürgen Teich,et al.  An Architecture Description Language for Massively Parallel Processor Architectures , 2006, MBMV.

[3]  Jürgen Teich,et al.  Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals , 2004 .

[4]  Jürgen Teich,et al.  Design space characterization for architecture/compiler co-exploration , 2001, CASES '01.

[5]  Heinrich Meyr,et al.  Retargeting of compiled simulators for digital signal processors using a machine description language , 2000, DATE '00.

[6]  Sharad Malik,et al.  Architecture Description Languages for Retargetable Compilation , 2007, The Compiler Design Handbook, 2nd ed..

[7]  Jürgen Teich,et al.  Efficient event-driven simulation of parallel processor architectures , 2007, SCOPES '07.

[8]  Jürgen Teich,et al.  BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs , 2003, J. Circuits Syst. Comput..

[9]  Paul Feautrier,et al.  Automatic Parallelization in the Polytope Model , 1996, The Data Parallel Programming Model.

[10]  Evert-Jan D. Pol,et al.  PRMDL: a machine description language for clustered VLIW architectures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[11]  Yuri Gurevich,et al.  Evolving algebras 1993: Lipari guide , 1995, Specification and validation methods.

[12]  John J. Zasio,et al.  SSIM: A Software Levelized Compiled-Code Simulator , 1987, 24th ACM/IEEE Design Automation Conference.

[13]  Jürgen Teich,et al.  A highly parameterizable parallel processor array architecture , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[14]  Bernard Pottier,et al.  Co-Design of Massively Parallel Embedded Processor Architectures , 2005, ReCoSoC.

[15]  Jürgen Teich,et al.  Modeling of Interconnection Networks in Massively Parallel Processor Architectures , 2007, ARCS.

[16]  Jürgen Teich,et al.  A Unified Retargetable Design Methodology for Dedicated and Re-Programmable Multiprocessor Arrays: Case Study and Quantitative Evaluation , 2007, International Conference on Engineering of Reconfigurable Systems and Algorithms.

[17]  Frank Hannig,et al.  Automatic and Optimized Generation of Compiled High-Speed RTL Simulators , 2004 .

[18]  Jürgen Teich,et al.  High-Speed Event-Driven RTL Compiled Simulation , 2004, SAMOS.

[19]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Prabhat Mishra,et al.  Architecture description languages for programmable embedded systems , 2005 .

[21]  Luca Benini,et al.  An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[22]  Jürgen Teich,et al.  Efficient architecture/compiler co-exploration for ASIPs , 2002, CASES '02.

[23]  Jürgen Teich,et al.  Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology , 2006, Int. J. Embed. Syst..