Toward a streamlined projection of small device bias temperature instability lifetime distributions

As the CMOS device dimensions shrink to nanometer scale, the time-dependent VTH variability (heteroskedasticity) becomes evident due to the reduced number of stochastically behaving traps in the gate oxide. Consequently, the bias temperature instability (BTI) lifetime of nanometer-sized devices can only be correctly described in the form of time- (or workload-) dependent distributions. This paper discusses a streamlined procedure to obtain BTI lifetime projections for nanometer-scaled devices from the combination of measurements of a small sample set of nanoscaled devices and several large area test devices.

[1]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[2]  A. Visconti,et al.  Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories , 2009, IEEE Transactions on Electron Devices.

[3]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[4]  B. Kaczer,et al.  Recent advances in understanding the bias temperature instability , 2010, 2010 International Electron Devices Meeting.

[5]  T. Grasser,et al.  NBTI from the perspective of defect states with widely distributed time scales , 2009, 2009 IEEE International Reliability Physics Symposium.

[6]  B. Kaczer,et al.  On the frequency dependence of the bias temperature instability , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[7]  N. Horiguchi,et al.  Response of a single trap to AC negative Bias Temperature stress , 2011, 2011 International Reliability Physics Symposium.

[8]  T. Grasser,et al.  Time-dependent defect spectroscopy for characterization of border traps in metal-oxide-semiconductor transistors , 2010 .

[9]  T. Grasser,et al.  Impact of Individual Charged Gate-Oxide Defects on the Entire $I_{D}$–$V_{G}$ Characteristic of Nanoscaled FETs , 2012, IEEE Electron Device Letters.

[10]  K. F. Yu,et al.  A Comparative Study of NBTI and RTN Amplitude Distributions in High- $\kappa$ Gate Dielectric pMOSFETs , 2012, IEEE Electron Device Letters.

[11]  J. W. McPherson,et al.  Time-to-Failure Modeling , 2010 .

[12]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.

[13]  V. Huard,et al.  NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.

[14]  A. Asenov,et al.  Simulation of Statistical Aspects of Charge Trapping and Related Degradation in Bulk MOSFETs in the Presence of Random Discrete Dopants , 2010, IEEE Transactions on Electron Devices.

[15]  Andrew R. Brown,et al.  RTS amplitudes in decananometer MOSFETs: 3-D simulation study , 2003 .

[16]  A. Veloso,et al.  Temperature and voltage dependences of the capture and emission times of individual traps in high-k dielectrics , 2011 .

[17]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.