X-tolerant compression and application of scan-atpg patterns in a bist architecture

We present X-tolerant deterministic BIST (XDBIST), a novel method to efficiently compress and apply scan pattems generated by automatic test pattern generation (ATPG) in a logic built-in self-test architecture. Our method allows test patterns to have any number of unknown values with no degradation in compression and application efficiency. XDBIST does not require changing the core logic of the device under test (DUT); no test points or X-blockage logic need be inserted. The proposed solution guarantees the same high test coverage and diagnosis ability as deterministic scan-ATPG and uses the same tester flow, while reducing test data volume and tester cycles by more than 10 times.

[1]  Peter Wohl,et al.  Analysis and design of optimal combinational compactors [logic test] , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[2]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[3]  Elwood S. Buffa,et al.  Graph Theory with Applications , 1977 .

[4]  Irith Pomeranz,et al.  On output response compression in the presence of unknown output values , 2002, DAC '02.

[5]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[6]  Peter Wohl,et al.  Effective diagnostics through interval unloads in a BIST environment , 2002, DAC '02.

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Peter Wohl,et al.  Analysis and Design of Optimal Combinational Compactors , 2003 .

[9]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[10]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[11]  Minesh B. Amin,et al.  Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Eric Lindbloom,et al.  Structured Logic Testing , 1990 .

[13]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[14]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .