A specific design style is only ever used if it meets the required needs of the task in hand. The task in hand now is that of generating large, complex, application specific systems on silicon in a fairly short space of time with the confidence that they will perform to the required specification. In the past the development of a large circuit might have been done using a team of engineers over a period of few years, e.g. the development of the 68000 microprocessor. This method of circuit development is not acceptable in the present day due to the time and manpower spent in iterating to get the design correct. What is needed is a design technique which is easy to follow and gives very high degree of confidence in the first time correct implementation of the circuit.
[1]
M. Gordon.
HOL : A machine oriented formulation of higher order logic
,
1985
.
[2]
N. F. Goncalves,et al.
NORA: a racefree dynamic CMOS technique for pipelined logic structures
,
1983
.
[3]
C. M. Lee,et al.
High-speed compact circuits with CMOS
,
1982
.
[4]
Tom Melham,et al.
Hardware Verification using Higher−Order Logic
,
1986
.
[5]
Glynn Winskel,et al.
Models and logic of MOS circuits
,
1987
.
[6]
Randal E. Bryant.
A SWITCH-LEVEL SIMULATION MODEL FOR INTEGRATED LOGIC CIRCUITS
,
1981
.