Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems

Photonic networks-on-chip (PNoCs) have emerged as a promising alternative to the conventional metal-based networks-on-chip due to their advantages in bandwidth density, power efficiency and propagation speed. Existing works on PNoCs concentrate on architectures of photonic networks with the assumption that the underlying photonic infrastructure operates correctly and reliably. However, the key optical device in PNoC systems, microring resonators (MRs), is very sensitive to temperature fluctuation and manufacturing errors. A single MR failure can cause messages to be misdelivered or lost, which results in bandwidth loss or even complete failure of the whole system. In this paper, we present a fault-tolerant Photonic Network-on-Chip architecture, named FT-PHENIC, which uses minimal redundancy to ensure accuracy of packet transmission even after faulty microring resonators (MRs) are detected. FT-PHENIC is based on a microring fault-resilient photonic router (FTTDOR) and an adaptive path-configuration and routing algorithm. Simulation results show that FT-PHENIC tolerates MR faults quite well up until around when 20 % of the MRs have failed, and has minimal bandwidth degradation and power drawbacks.

[1]  Fei-Yi Hung,et al.  IMPROVEMENT IN THERMAL DEGRADATION OF ZnO PHOTODETECTOR BY EMBEDDING SILVER OXIDE NANOPARTICLES , 2013 .

[2]  C. Boisrobert,et al.  Fiber Optic Communication Systems , 1979 .

[3]  Ben Abdallah Abderazek,et al.  Multicore systems-on-chip:practical hardware/software design , 2010 .

[4]  Chen Yongran,et al.  A Fault Tolerant Bufferless Optical Interconnection Network , 2009, 2009 Eighth IEEE/ACIS International Conference on Computer and Information Science.

[5]  Wei Zhang,et al.  Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[7]  G. Ramesh,et al.  A Reliable and Fault Tolerant Routing for Optical WDM Networks , 2009, ArXiv.

[8]  G. Agrawal.  Fiber‐Optic Communication Systems , 2021 .

[9]  Oded Cohen,et al.  Mode-locked silicon evanescent lasers. , 2007, Optics express.

[10]  Abderazek Ben Abdallah,et al.  PHENIC: silicon photonic 3D-network-on-chip architecture for high-performance Heterogeneous many-core system-on-chip , 2013 .

[11]  Yuichi Okuyama,et al.  Non-blocking electro-optic network-on-chip router for high-throughput and low-power many-core systems , 2015, 2015 World Congress on Information Technology and Computer Applications (WCITCA).

[12]  Ben A. Abderazek,et al.  Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems , 2015, The Journal of Supercomputing.

[13]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[14]  Jung Ho Ahn,et al.  Devices and architectures for photonic chip-scale integration , 2009 .

[15]  Biswanath Mukherjee,et al.  A review of fault management in WDM mesh networks: basic concepts and research challenges , 2004, IEEE Netw..

[16]  G. Lo,et al.  Vertically Stacked Multilayer Photonics on Bulk Silicon Toward Three-Dimensional Integration , 2016, Journal of Lightwave Technology.

[17]  Luca P. Carloni,et al.  Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[18]  Biswanath Mukherjee,et al.  Fault management in IP-over-WDM networks: WDM protection versus IP restoration , 2002, IEEE J. Sel. Areas Commun..

[19]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Ben A. Abderazek,et al.  Contention-Free Routing for Hybrid Photonic Mesh-Based Network-on-Chip Systems , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

[21]  Jiang Xu,et al.  On the Impact of Crosstalk Noise in Optical Networks-on-Chip , 2014 .

[22]  Rami G. Melhem,et al.  Tolerating process variations in nanophotonic on-chip networks , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[23]  T. Kaneko,et al.  Wavelength trimming of a microring resonator filter by means of a UV sensitive polymer overlay , 1999, IEEE Photonics Technology Letters.

[24]  Xiaowen Wu,et al.  Holistic comparison of optical routers for chip multiprocessors , 2012, Anti-counterfeiting, Security, and Identification.

[25]  Abderazek Ben Abdallah.  Multicore Systems On-Chip: Practical Software/Hardware Design , 2010 .

[26]  Pradheep Khanna Kaliraj,et al.  Reliability-performance trade-offs in photonic NOC architectures , 2013 .

[27]  Luca P. Carloni,et al.  On the Design of a Photonic Network-on-Chip , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[28]  Yan Zhang,et al.  A Fault-Tolerant Routing Algorithm Design for On-Chip Optical Networks , 2013, 2013 IEEE 32nd International Symposium on Reliable Distributed Systems.

[29]  Sudeep Pasricha,et al.  Improving crosstalk resilience with wavelength spacing in photonic crossbar-based network-on-chip architectures , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[30]  Ian O'Connor,et al.  Thermal aware design method for VCSEL-based on-chip optical interconnect , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[31]  P. Dumon,et al.  Silicon microring resonators , 2012 .

[32]  H. Schroder,et al.  Single-mode glass waveguide platform for DWDM chip-to-chip interconnects , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[33]  K. Bergman,et al.  Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications , 2012, IEEE/OSA Journal of Optical Communications and Networking.

[34]  Venkatesh Akella,et al.  Resilient microring resonator based photonic networks , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[35]  Moustafa Mohamed,et al.  Silicon Nanophotonics for Many-Core On-Chip Networks , 2013 .

[36]  Akram Ben Ahmed,et al.  Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures , 2014, J. Parallel Distributed Comput..

[37]  Yuichi Okuyama,et al.  Efficient Router Architecture, Design and Performance Exploration for Many-Core Hybrid Photonic Network-on-Chip (2D-PHENIC) , 2015, 2015 2nd International Conference on Information Science and Control Engineering.

[38]  Akram Ben Ahmed,et al.  FTTDOR: Microring Fault-resilient Optical Router for Reliable Optical Network-on-Chip Systems , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

[39]  Xi Chen,et al.  Reliability Modeling and Management of Nanophotonic On-Chip Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[40]  Luca P. Carloni,et al.  PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[41]  Abderazek Ben Abdallah,et al.  An Energy-Efficient High-Throughput Mesh-Based Photonic On-Chip Interconnect for Many-Core Systems , 2016 .

[42]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[43]  Andrew B. Kahng,et al.  ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[44]  A. Ben Ahmed,et al.  PHENIC: silicon photonic 3D-network-on-chip architecture for high-performance Heterogeneous many-core system-on-chip , 2013, 14th International Conference on Sciences and Techniques of Automatic Control & Computer Engineering - STA'2013.

[45]  Xingjun Wang,et al.  Reliability considerations of high speed germanium waveguide photodetectors , 2014, OPTO.

[46]  R. C. Tiberio,et al.  Temperature tuning of microcavity ring and disk resonators at 1.5-/spl mu/m , 1997, Conference Proceedings. LEOS '97. 10th Annual Meeting IEEE Lasers and Electro-Optics Society 1997 Annual Meeting.

[47]  Sudeep Pasricha,et al.  Crosstalk Mitigation for High-Radix and Low-Diameter Photonic NoC Architectures , 2015, IEEE Design & Test.

[48]  Akram Ben Ahmed,et al.  Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC) , 2013, The Journal of Supercomputing.

[49]  Wenhua Dou,et al.  A Fault Tolerant Bufferless Optical Interconnection Network , 2009, ACIS-ICIS.

[50]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[51]  Peter Kok Keong Loh,et al.  Design of a Vialbe Fault-Tolerant Routing Strategy for Optical-Based Grids , 2003, ISPA.

[52]  Michal Lipson,et al.  Performance guidelines for WDM interconnects based on silicon microring resonators , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[53]  Masahiro Sowa,et al.  Basic Network-on-Chip Interconnection for Future Gigascale MCSoCs Applications: Communication and Computation Orthogonalization , 2006 .

[54]  JantschAxel,et al.  Methods for fault tolerance in networks-on-chip , 2013 .

[55]  Ben A. Abderazek,et al.  Hybrid Photonic NoC Based on Non-Blocking Photonic Switch and Light-Weight Electronic Router , 2015, 2015 IEEE International Conference on Systems, Man, and Cybernetics.