A 64 µW, 23 dB gain, 8 dB NF, 2.4 GHz RF front-end for ultra-low power Internet-of-Things transceivers

An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.

[1]  Kuduck Kwon,et al.  A 370 $\mu{\rm W}$ CMOS MedRadio Receiver Front-End With Inverter-Based Complementary Switching Mixer , 2016, IEEE Microwave and Wireless Components Letters.

[2]  Y. Deval,et al.  A 60µW LNA for 2.4 GHz wireless sensors network applications , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Antonio Liscidini,et al.  13.6 A 600μW Bluetooth low-energy front-end receiver in 0.13μm CMOS technology , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[4]  Hao Jiang,et al.  A 0.5-V 2.5-GHz high-gain low-power regenerative amplifier based on Colpitts oscillator topology in 65-nm CMOS , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[5]  Henrik Sjöland,et al.  A 65nm CMOS 282μW 915MHz direct conversion receiver front-end , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).