VLSI Floorplanning with Boundary Constraints Based on Single-Sequence Representation
暂无分享,去创建一个
Jian Li | Juebang Yu | Kang Li
[1] Xiaoke Zhu,et al. A general packing algorithm based on single-sequence , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).
[2] Yoji Kajitani,et al. Theory of T-junction floorplans in terms of single-sequence , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[3] Ting-Chi Wang,et al. Module placement with boundary constraints using the sequence-pair representation , 2001, ASP-DAC '01.
[4] Yici Cai,et al. VLSI floorplanning with boundary constraints based on corner block list , 2001, ASP-DAC '01.
[5] H. Murata,et al. Rectangle-packing-based module placement , 1995, ICCAD 1995.
[6] Yoji Kajitani. Theory of placement by numDAG related with single-sequence, SP, BSG, and O-tree , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[7] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[8] Tsai-Ming Hsieh,et al. Sequence-pair based placement with boundary constraints , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[9] Yao-Wen Chang,et al. Module placement with boundary constraints using B*-trees , 2002 .
[10] Yao-Wen Chang,et al. B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.
[11] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[13] De-Sheng Chen,et al. Non-slicing floorplans with boundary constraints using generalized polish expression , 2003, ASP-DAC '03.
[14] Evangeline F. Y. Young,et al. Analog Placement with Symmetry and Other Placement Constraints , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[15] Takeshi Yoshimura,et al. An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.