Reliability simulation for analog ICs: Goals, solutions, and challenges

Abstract The need for new tools and simulation methodologies to evaluate the impact of all reliability effects in ICs is a critical challenge for the electronic industry. Issues due to process-related variations (also known as spatial variability) are well-known and off-the-shelf simulation methods are available. On the other hand, models and simulation methods for the aging-related problems, which are becoming more important with each technology node, are far less mature, specially for analog ICs. In this sense, transistor wear-out phenomena such as Bias Temperature Instability (BTI) and Hot Carriers Injection (HCI) cause a time-dependent variability that occurs together with the spatial variability. A fundamental missing piece in the design flow is an efficient and accurate simulation methodology for IC reliability. To this goal, several challenges should be addressed properly: the essential nature of the stochastic behavior of aging (and thus resorting to stochastic models rather than deterministic ones), the correlation between spatial and aging-related variability, and relationship between biasing, stress and aging in analog ICs, among others. This paper discusses some of these challenges in detail.

[1]  T. Grasser,et al.  On the microscopic origin of the frequency dependence of hole trapping in pMOSFETs , 2012, 2012 International Electron Devices Meeting.

[2]  Ru Huang,et al.  A unified approach for trap-aware device/circuit co-design in nanoscale CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.

[3]  M. B. Steer,et al.  Surrogate-Model-Based Analysis of Analog Circuits—Part II: Reliability Analysis , 2011, IEEE Transactions on Device and Materials Reliability.

[4]  Paul D. Franzon,et al.  Comparison of modeling techniques in circuit variability analysis , 2012 .

[5]  Abhijit Chatterjee,et al.  IC reliability simulator ARET and its application in design-for-reliability , 2003, 2003 Test Symposium.

[6]  Tibor Grasser,et al.  Characterization and modeling of charge trapping: From single defects to devices , 2014, 2014 IEEE International Conference on IC Design & Technology.

[7]  S. Tyaginov.  Physics-Based Modeling of Hot-Carrier Degradation , 2015 .

[8]  David Blaauw,et al.  Analytical yield prediction considering leakage/performance correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Samar K. Saha,et al.  Compact MOSFET Modeling for Process Variability-Aware VLSI Circuit Design , 2014, IEEE Access.

[10]  Georges Gielen,et al.  Analog IC Reliability in Nanometer CMOS , 2013 .

[11]  Xiaojun Li,et al.  Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation , 2008, IEEE Transactions on Device and Materials Reliability.

[12]  Moonju Cho,et al.  Positive and negative bias temperature instability on sub-nanometer eot high-K MOSFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Lars Hedrich,et al.  Ageing simulation of analogue circuits and systems using adaptive transient evaluation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Ali Emre Pusane,et al.  A deterministic aging simulator and an analog circuit sizing tool robust to aging phenomena , 2015, 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[15]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[16]  Georges G. E. Gielen,et al.  Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[17]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[18]  Sani R. Nassif.  Technology modeling and characterization beyond the 45nm node , 2008, 2008 Asia and South Pacific Design Automation Conference.

[19]  M. Nafría,et al.  Probabilistic defect occupancy model for NBTI , 2011, 2011 International Reliability Physics Symposium.