Layout based electro-thermal simulation setup
暂无分享,去创建一个
[1] V. d'Alessandro,et al. Evaluating the self-heating thermal resistance of bipolar transistors by DC measurements: A critical review and update , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[2] G. Freeman,et al. Structure optimization of trench-isolated SiGe HBTs for simultaneous improvements in thermal and electrical performances , 2005, IEEE Transactions on Electron Devices.
[3] Yongjin Lee,et al. Mechanism of thermal conductivity suppression in doped silicon studied with nonequilibrium molecular dynamics , 2012 .
[4] G. A. Slack,et al. Thermal Conductivity of Silicon and Germanium from 3°K to the Melting Point , 1964 .
[5] W. Fulkerson,et al. Thermal Conductivity, Electrical Resistivity, and Seebeck Coefficient of Silicon from 100 to 1300°K , 1968 .
[6] C. Wipf,et al. SiGe HBT with fx/fmax of 505 GHz/720 GHz , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[7] G. A. Slack,et al. Thermal Conductivity of Pure and Impure Silicon, Silicon Carbide, and Diamond , 1964 .
[8] D. Celi,et al. Impact of layout and technology parameters on the thermal resistance of SiGe:C HBTs , 2010, 2010 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).
[9] Yuji Yamamoto,et al. A 0.13µm SiGe BiCMOS technology featuring fT/fmax of 240/330 GHz and gate delays below 3 ps , 2010, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[10] Thomas Zimmer,et al. Characterization of intra device mutual thermal coupling in multi finger SiGe:C HBTs , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.