Board-level boundary-scan: regaining observability with an additional IC
暂无分享,去创建一个
The Probe, a CMOS ASIC (application-specific integrated circuit) that can be used to regain observability lost to higher gate-to-pin ratios and packaging density is described both functionally and technically. This hardware solution will allow board-level designs to look like total boundary scan. The economic feasibility depends on how rapidly present designs move forward: successful application depends heavily on the adoption of P1149.1. The Probe solution offers an opportunity to fuse old and new silicon technologies into a single hierarchical test strategy.<<ETX>>
[1] W. David Ballew,et al. Elimination of incoming test based upon in-process failure and repair costs , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.