Design of Basic Logic Gates Using Carbon Nano Tube Field Effect Transistor and Calculation of Figure of Merit

Carbon Nano tube Field Effect Transistor (CNTFET) is extensively planned for probable substitutes to traditional MOSFET. This paper presents effective design of CNTFET based digital logic gates and associated with current CMOS technology. The designs equally exhibited for CNTFET and CMOS technology, using Stanford University CNTFET model and PTM (Predictive Technology Model) independently. The compacted SPICE model is used for design and simulations of CNTFET based circuits. The typical model is designed for CNTFET which is same as MOSFET and consists of multiple carbon Nano tube. HSPICE simulation for the basic logic gates designed using Stanford University CNTFET model and PTM technologies and output performances have been extensively calculated with varying power supply with constant temperature. The power consumption and total delay of basic logic gates is calculated by substituting the CNTFET instead of MOSFET.

[1]  P. Reena Monica,et al.  Ternary logic implementation and its applications using CNTFET , 2013, 2013 International Conference on Advanced Electronic Systems (ICAES).

[2]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[3]  Jörg Appenzeller,et al.  Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.

[4]  Chetan Vudadha,et al.  CNFET based ternary magnitude comparator , 2012, 2012 International Symposium on Communications and Information Technologies (ISCIT).

[5]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[6]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[7]  Fabrizio Lombardi,et al.  Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs , 2014, IEEE Transactions on Nanotechnology.

[8]  D. Padole,et al.  Design of Ternary ALU using Carbon Nano Tube Field Effect transistor , 2015 .

[9]  Fabrizio Lombardi,et al.  Device Model for Ballistic CNFETs Using the First Conducting Band , 2008, IEEE Design & Test of Computers.

[10]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[11]  Yong-Bin Kim,et al.  Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.

[12]  M. B. Srinivas,et al.  Design of CNFET based ternary comparator using grouping logic , 2012, 2012 IEEE Faible Tension Faible Consommation.

[13]  Kaushik Roy,et al.  A novel multiple-valued logic design using ballistic carbon nanotube FETs , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.

[14]  K. Sridharan,et al.  Efficient Multiternary Digit Adder Design in CNTFET Technology , 2013, IEEE Transactions on Nanotechnology.

[15]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .