On the retention time distribution of dual-channel vertical DRAM technologies
暂无分享,去创建一个
D. Casarotto | P. Poechmueller | J. Beintner | Y. Li | D. Chidambarrao | K. McStay | G. Wang | K. Hummler | R. Divakaruni | W. Bergner | E. Crabbe | W. Mueller | G. Bronner
[1] Jack A. Mandelman,et al. Array pass transistor design in trench cell for Gbit DRAM and beyond , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).
[2] A. S. Grove,et al. Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditions , 1966 .
[3] T. Hamamoto,et al. On the retention time distribution of dynamic random access memory (DRAM) , 1998 .