论文信息 - Power and speed efficient ripple counter design using 45 nm technology

Power and speed efficient ripple counter design using 45 nm technology

A very high speed, power and area efficient asynchronous and synchronous up/down counter is required in many applications viz. digital memories, ADCs, DACs, microcontroller circuits, frequency dividers, frequency synthesizer etc. Lower area, high speed and low power consumption may met by reducing size of hardware. Hence as the applications are increasing, demand for smaller size and longer life batteries increases This paper derives area, power and speed efficient structure for 3-bit asynchronous up counter for VLSI designing as the size of chip is reducing day by day. As demonstrated in this paper that by using proposed flip flop for the designing of 3-bit asynchronous up counter, number of transistor count is reduced by 69.56%, power is reduced by 46.05% and speed is increased by 49.8% compare to conventional design.

Rajesh Mehra | Ajeet Thakur

[1] Rishikesh V. Tambat. Design of Flip-Flops for High Performance VLSI Applications using Deep Submicron CMOS Technology , 2014 .

[2] Akhilesh Verma Akhilesh Verma. Design and Analysis of Conventional and Ratioed Cmos Logic Circuit , 2013 .

[3] Rajesh Mehra,et al. Leakage Power Reduction in CMOS VLSI Circuits , 2012 .

[4] M. Mahaboob Basha,et al. Novel Energy Efficient one bit Full Subtractor at 65nm technology , 2015 .

[5] R. Mehra,et al. Area Efficient Layout Design Analysis of CMOS Barrrel Shifter , 2015 .

[6] S. Akashe,et al. Transistor gating: Reduction of leakage current and power in full subtractor circuit , 2013, 2013 3rd IEEE International Advance Computing Conference (IACC).

[7] Rajesh Mehra,et al. Low Power CMOS Counter Using Clock Gated Flip-Flop , 2013 .

[8] Chip-Hong Chang,et al. A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.