A self-scrubbing scheme for embedded systems in radiation environments

As one of the most important components in the embedded systems, the SRAM are sensitive to radiation effects. When the embedded systems working in the extreme radiation environments, the bit flips could occur frequently and decrease the reliability of the systems significantly.In this paper, the self-scrubbing RAM scheme is proposed for light wight embedded systems in the extreme radiation environments. In the scheme, both scrubbing and ECC are used to mitigate the large number of the errors in the RAMs. The separately scrubber is designed to scrub the RAM separately. Therefore it is can be able to operating the scrubbing, when the CPUs are busy. In addition, the scrubber is a portable modules and the hardware costs do not grow with the size of the available RAM. The results of the real world radiation experiments show that it can correct most errors in the RAM under neutron radiation where the errors rates in unhardened RAMs is approximately $1.2 {bit/}($ KB$\cdot h)$. The results of the 6 hours radiation experiments show that the error rates of in the conventional ECC RAM is approximately $4.3 \times 10^{-4} {bit/}($ KB$\cdot h)$, while the self-scrubbing RAMs is less than $8.7 \times 10^{-5} {bit/}($ KB$\cdot h)$.

[1]  Barry Lennox,et al.  A review of ground-based robotic systems for the characterization of nuclear environments , 2019, Progress in Nuclear Energy.

[2]  Mahesh Kumar,et al.  SEU mitigation of Rad-Tolerant Xilinx FPGA using external scrubbing for geostationary mission , 2017, 2017 4th International Conference on Signal Processing and Integrated Networks (SPIN).

[3]  Fabio Leccese,et al.  Reliability andSEE mitigation in memories for space applications , 2016, 2016 IEEE Metrology for Aerospace (MetroAeroSpace).

[4]  Hessam Kooti,et al.  SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Behnam Ghavami,et al.  Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  D.L. McMurtrey,et al.  A Comparison of TMR With Alternative Fault-Tolerant Design Techniques for FPGAs , 2007, IEEE Transactions on Nuclear Science.

[7]  J. Yamada,et al.  A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit , 1984, IEEE Journal of Solid-State Circuits.

[8]  J. Yamada.  Selector-line merged built-in ECC technique for DRAMs , 1987 .

[9]  E. G. Stassinopoulos,et al.  The space radiation environment for electronics , 1988, Proc. IEEE.

[10]  Toshio Yamada,et al.  A 4-Mbit DRAM with 16-bit concurrent ECC , 1988 .

[11]  Wooyoung Jang.  Error-Correcting Code Aware Memory Subsystem , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Michael Nicolaidis,et al.  An iterative diagnosis approach for ECC-based memory repair , 2013, 2013 IEEE 31st VLSI Test Symposium (VTS).

[13]  Ping Huang,et al.  Scrub Unleveling: Achieving High Data Reliability at Low Scrubbing Cost , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  E. A. Wolicki,et al.  High energy electron induced displacement damage in silicon , 1988 .

[15]  M. Malenkov,et al.  Remote-controlled robots for repair and recovery in the zones of high radiation levels , 1992, Proceedings 1992 IEEE International Conference on Robotics and Automation.

[16]  L. Ratti,et al.  Total ionizing dose effects in 130-nm commercial CMOS technologies for HEP experiments , 2007 .

[17]  Fabio Leccese,et al.  Why and when must the preventive maintenance be performed? , 2014, 2014 IEEE Metrology for Aerospace (MetroAeroSpace).

[18]  Cheng-Wen Wu,et al.  Generalization of an Enhanced ECC Methodology for Low Power PSRAM , 2013, IEEE Transactions on Computers.

[19]  Taejoon Park,et al.  Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  C. Cazzaniga,et al.  Progress of the Scientific Commissioning of a fast neutron beamline for Chip Irradiation , 2018 .

[21]  Sangwoo Han,et al.  A Locality-Aware Compression Scheme for Highly Reliable Embedded Systems , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Kiyoung Choi,et al.  A design guideline for volatile STT-RAM with ECC and scrubbing , 2015, 2015 International SoC Design Conference (ISOCC).

[23]  M. Lopez-Vallejo,et al.  Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers , 2013, IEEE Transactions on Nuclear Science.

[24]  Michiko Inoue,et al.  Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  J. R. Srour,et al.  Review of displacement damage effects in silicon devices , 2003 .

[26]  Peng Yu,et al.  A SEU test and simulation method for Zynq BRAM and flip-flops , 2017, 2017 13th IEEE International Conference on Electronic Measurement & Instruments (ICEMI).

[27]  Kewal K. Saluja,et al.  Pattern sensitive fault testing of RAMs with built-in ECC , 1991, [1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium.

[28]  H.J. Barnaby,et al.  Total-Ionizing-Dose Effects in Modern CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[29]  G. C. Messenger,et al.  The effects of radiation on electronic systems , 1986 .

[30]  Sangeet Saha,et al.  Real-Time Application Processing for FPGA-Based Resilient Embedded Systems in Harsh Environments , 2018, 2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).