An efficient hybrid power modeling approach for accurate gate-level power estimation

This paper presents a hybrid power modeling approach based on an efficient library characterization methodology and an effective power estimation flow to accurately assess gate-level power consumption in a faster way. As a case study, we apply the proposed approach on 28nm Fully-Depleted Silicon On Insulator technology.

[1]  Ulf Schlichtmann,et al.  Current source modeling for power and timing analysis at different supply voltages , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Luca Benini,et al.  Gate-level power and current simulation of CMOS integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Seung-Ho Jung,et al.  Short circuit power estimation of static CMOS circuits , 2001, ASP-DAC '01.

[4]  Shahin Nazarian,et al.  A Current-based Method for Short Circuit Power Calculation under Noisy Input Waveforms , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  Xu Cheng,et al.  A Leakage Power Estimation Method for Standard Cell Based Design , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[6]  Dominique Houzet,et al.  A high level SoC power estimation based on IP modeling , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[7]  Nisha Checka,et al.  FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics , 2010, Proceedings of the IEEE.

[8]  Zhou Yumei,et al.  An effective timing characterization method for an accuracy-proved VLSI standard cell library , 2014 .

[9]  Sachin S. Sapatnekar,et al.  Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.