论文信息 - Pass-transistor dual value logic for low-power CMOS

Pass-transistor dual value logic for low-power CMOS

This paper presents new pass-transistor logic termed DVL which contains fewer transistors than its counterpart DPL yet maintaining comparable performance. A method for synthesis of such networks is also developed and demonstrated in this paper. The new logic is characterized by good speed and low power. The simulations and tests were performed using 1-/spl mu/m CMOS.

V.G. Oklobdzija | B. Duchene

[1] F. S. Lai,et al. Differential cascode voltage switch with the pass-gate (DCVSPG) logic tree for high performance CMOS digital systems , 1993, 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers.

[2] Takayasu Sakurai,et al. A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.

[3] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[4] Yasuhiko Sasaki,et al. Lean integration: achieving a quantum leap in performance and cost of logic LSIs , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[5] Makoto Suzuki,et al. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .