Optimizing Scheduling in Embedded CMP Systems with Phase Change Memory

Phase Change Memory (PCM) is emerging as one of the most promising alternative technology to the Dynamic RAM (DRAM) when building large-scale main memory systems. Even though the PCM is easy to scale, it encounters serious endurance problems. Writes are the primary wear mechanism in the PCM. The PCM can perform 108 to 109 times of writes before it cannot be programmed reliably. In addition, the PCM has high write latency. To prolong the lifetime of the PCM as the main memory and enhance the performance, we propose a Scratch Pad Memory (SPM) based memory mechanism and an Integer Linear Programming (ILP) memory activities scheduling algorithm to reduce the redundant write operations in the PCM. The idea of our approach is to share the data copies among the SPMs, instead of writing back to the PCM main memory each time a modify occurs. Our experimental results show that the ILP scheduling can generate the optimal schedule of memory activities with minimum write operations, reducing the number of write by up to 61%.

[1]  Mahmut T. Kandemir,et al.  ILP-Based energy minimization techniques for banked memories , 2008, TODE.

[2]  Yi He,et al.  Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation , 2010, Design Automation Conference.

[3]  Meikang Qiu,et al.  Impacts of Inaccurate Information on Resource Allocation for Multi-Core Embedded Systems , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.

[4]  Rami G. Melhem,et al.  Increasing PCM main memory lifetime , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[5]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[6]  Meikang Qiu,et al.  Variable Partitioning and Scheduling for MPSoC with Virtually Shared Scratch Pad Memory , 2010, J. Signal Process. Syst..

[7]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[8]  Tulika Mitra,et al.  Integrated scratchpad memory optimization and task scheduling for MPSoC architectures , 2006, CASES '06.

[9]  Jun Yang,et al.  Phase-Change Technology and the Future of Main Memory , 2010, IEEE Micro.

[10]  Mahmut T. Kandemir,et al.  Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[12]  Rainer Schoenen,et al.  DSPs, GPPs, and Multimedia Applications - An Evaluation Using DSPstone , 1995 .

[13]  Luis A. Lastras,et al.  PreSET: Improving performance of phase change memories by exploiting asymmetry in write times , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[14]  Meikang Qiu,et al.  Battery-aware task scheduling in distributed mobile systems with lifetime constraint , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[15]  Karthick Rajamani,et al.  Energy Management for Commercial Servers , 2003, Computer.

[16]  Nikitas J. Dimopoulos,et al.  A DSPstone Benchmark of CoDeL's Automated Clock Gating Platform , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[17]  Oscar H. Ibarra,et al.  Heuristic Algorithms for Scheduling Independent Tasks on Nonidentical Processors , 1977, JACM.

[18]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[19]  M. Kandemir,et al.  Using data replication to reduce communication energy on chip multiprocessors , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[20]  Jun Yang,et al.  A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.

[21]  Meikang Qiu,et al.  ILP optimal scheduling for multi-module memory , 2009, CODES+ISSS '09.

[22]  Luis A. Lastras,et al.  Practical and secure PCM systems by online detection of malicious write streams , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[23]  Dong Hyuk Woo,et al.  Security Refresh: Protecting Phase-Change Memory against Malicious Wear Out , 2011, IEEE Micro.