Two novel multiway circuit partitioning algorithms using relaxed locking
暂无分享,去创建一个
[1] Ronald L. Graham,et al. Bounds for certain multiprocessing anomalies , 1966 .
[2] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..
[3] Brian W. Kernighan,et al. A proper model for the partitioning of electrical circuits , 1972, DAC '72.
[4] Ronald L. Rivest. The "PI" (Placement And Interconnect) System , 1982, 19th Design Automation Conference.
[5] R. M. Mattheyses,et al. A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.
[6] Richard M. Karp,et al. The Differencing Method of Set Partitioning , 1983 .
[7] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[8] Frank Thomson Leighton,et al. Graph Bisection Algorithms with Good Average Case Behavior , 1984, FOCS.
[9] Balakrishnan Krishnamurthy,et al. An Improved Min-Cut Algonthm for Partitioning VLSI Networks , 1984, IEEE Transactions on Computers.
[10] Brian W. Kernighan,et al. A Procedure for Placement of Standard-Cell VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Carl Sechen,et al. An improved objective function for mincut circuit partitioning , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[12] Cecilia R. Aragon,et al. Optimization by Simulated Annealing: An Experimental Evaluation; Part I, Graph Partitioning , 1989, Oper. Res..
[13] Youssef Saab,et al. An Evolution-Based Approach to Partitioning ASIC Systems , 1989, 26th ACM/IEEE Design Automation Conference.
[14] Laura A. Sanchis,et al. Multiple-Way Network Partitioning , 1989, IEEE Trans. Computers.
[15] Thomas Lengauer,et al. Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.
[16] Cecilia R. Aragon,et al. Optimization by Simulated Annealing: An Experimental Evaluation; Part II, Graph Coloring and Number Partitioning , 1991, Oper. Res..
[17] Pinaki Mazumder,et al. VLSI cell placement techniques , 1991, CSUR.
[18] Tevfik Bultan,et al. Circuit partitioning using parallel mean field annealing algorithms , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.
[19] Chung-Kuan Cheng,et al. Ratio cut partitioning for hierarchical designs , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Youssef Saab,et al. Combinatorial optimization by stochastic evolution , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[21] Georg Sigl,et al. GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Fadi J. Kurdahi,et al. On the intrinsic rent parameter and spectra-based partitioning methodologies , 1992, EURO-DAC '92.
[23] Martine D. F. Schlag,et al. Spectral K-Way Ratio-Cut Partitioning and Clustering , 1993, 30th ACM/IEEE Design Automation Conference.
[24] Chan-Ik Park,et al. An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factor , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[25] Hyunchul Shin,et al. A simple yet effective technique for partitioning , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[26] Achim G. Hoffmann. The dynamic locking heuristic-a new graph partitioning algorithm , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[27] Tevfik Bultan,et al. Circuit partitioning using mean field annealing , 1995, Neurocomputing.
[28] Andrew B. Kahng,et al. On implementation choices for iterative improvement partitioning algorithms , 1995, EURO-DAC '95/EURO-VHDL '95.
[29] Andrew B. Kahng,et al. Recent directions in netlist partitioning: a survey , 1995, Integr..
[30] Chingwei Yeh,et al. Optimization by iterative improvement: an experimental evaluation on two-way partitioning , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..