A Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices

Emerging nanotechnonologies such as ambipolar carbon nanotube field effect transistors (CNTFETs) and silicon nanowire FETs (SiNFETs) provide ambipolar devices allowing the design of more complex logic primitives than those found in today's typical CMOS libraries. When switching, such devices show a behavior not seen in simpler CMOS and FinFET cells, making unsuitable the existing delay fault testing approaches. We provide a Boolean model of switching ambipolar devices to support delay fault testing of logic cells based on such devices both in Boolean and Pseudo-Boolean satisfiability engines.

[1]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Peter J. Stuckey,et al.  MiniZinc: Towards a Standard CP Modelling Language , 2007, CP.

[3]  Yong-bin Kim,et al.  Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics , 2010 .

[4]  Michele Favalli,et al.  Applications of Boolean Satisfiability to Verification and Testing of Switch-Level Circuits , 2014, J. Electron. Test..

[5]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[6]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[7]  Dmitri E. Nikonov,et al.  Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[8]  Niklas Sörensson,et al.  Translating Pseudo-Boolean Constraints into SAT , 2006, J. Satisf. Boolean Model. Comput..

[9]  Giovanni De Micheli,et al.  New Logic Synthesis as Nanotechnology Enabler , 2015, Proceedings of the IEEE.

[10]  Soumitra Bose,et al.  Algorithms for switch level delay fault simulation , 1997, Proceedings International Test Conference 1997.

[11]  Melvin A. Breuer,et al.  Switch-level delay test , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Hassan Ghasemzadeh,et al.  Fault modeling in controllable polarity silicon nanowire circuits , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  H.-S. Philip Wong,et al.  Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[15]  John A. Waicukauski,et al.  On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..