A 40-Gb/s 3-tap forward feedback equalizer with DLL-based delay time calibration

This paper presents a 40-Gb/s 3-tap forward feedback equalizer (FFE) incorporating broadband active delay cell, multiplier & summer and a delay-locked loop (DLL). The active delay cell employs capacitive degeneration and negative impedance structures to broaden the bandwidth. The source-degenerated linear transconductor based multiplier & summer circuits are used through appropriate setting of the FFE tap coefficients. The delay time of the delay cells are calibrated by a DLL against process, voltage, and temperature (PVT) variations. For improving calibration accuracy, the phase detector adopting two symmetric XOR gates and the charge pump utilizing current splitting and self-detection compensation techniques are designed. The proposed circuit is fabricated in 130 nm BiCMOS process, which achieves a data rate of 40Gb/s through 20-inch FR-4 PCB trace and the horizontal and vertical eye openings of 0.55UI and 150mV.

[1]  Sung Min Park,et al.  10 gbit/s 0.0065 mm 2 6 mw analogue adaptive equaliser utilising negative capacitance , 2009 .

[2]  Woo-Young Choi,et al.  A 10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram , 2013, IEICE Electron. Express.

[3]  Yo-Hao Tu,et al.  A low jitter delay-locked-loop applied for DDR4 , 2013, 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[4]  Shey-Shi Lu,et al.  A Programmable Edge-Combining DLL With a Current-Splitting Charge Pump for Spur Suppression , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  John F. Bulzacchelli.  Equalization for Electrical Links: Current Design Techniques and Future Directions , 2015, IEEE Solid-State Circuits Magazine.

[6]  Masum Hossain,et al.  A 40-Gb/s serial link transceiver in 28-nm CMOS technology , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  Hong-June Park,et al.  An analytic decision method for the feed-forward equalizer tap-coefficients at transmitter , 2009, 2009 International SoC Design Conference (ISOCC).

[8]  Shanthi Pavan,et al.  Power and area-efficient adaptive equalization at microwave frequencies , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Wang Zhigong,et al.  Low-jitter PLL based on symmetric phase-frequency detector technique , 2009 .

[10]  Yue Lu,et al.  A 60Gb/s 173mW receiver frontend in 65nm CMOS technology , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[11]  Behzad Razavi,et al.  A 40-Gb/s 9.2-mW CMOS equalizer , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[12]  Michael M. Green,et al.  An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[13]  Jri Lee,et al.  A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.