BCD8sP: An advanced 0.16 μm technology platform with state of the art power devices

Advanced 0.16 μm BCD technology platform offering dense logic transistors (1.8 V-5 V CMOS) and high performance analog features has been developed. Thanks to dedicated field plate optimization, body and drain engineering, state of the art power devices (8 V to 42 V rated) have been obtained ensuring large Safe Operating Areas with best RONXAREA-BVDSS tradeoff.

[1]  Il-Yong Park,et al.  BD180LV - 0.18 μm BCD technology with best-in-class LDMOS from 7V to 30V , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[2]  K. Shirai,et al.  Ultra-low on-resistance LDMOS implementation in 0.13µm CD and BiCD process technologies for analog power IC's , 2009, 2009 21st International Symposium on Power Semiconductor Devices & IC's.

[3]  C. Contiero,et al.  BCD8 from 7V to 70V: a new 0.l8μm Technology Platform to Address the Evolution of Applications towards Smart Power ICs with High Logic Contents , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[4]  S. Maegawa,et al.  0.15µm BiC-DMOS technology with novel stepped-STI N-channel LDMOS , 2009, 2009 21st International Symposium on Power Semiconductor Devices & IC's.

[5]  C.M. Liu,et al.  On-Resistance Degradation Induced by Hot-Carrier Injection in LDMOS Transistors With STI in the Drift Region , 2008, IEEE Electron Device Letters.

[6]  Giuseppe Croce,et al.  Simulation of off-state degradation at high temperature in High Voltage NMOS transistor with STI architecture , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[7]  Mi-Young Kim,et al.  BD180 - a new 0.18 μm BCD (Bipolar-CMOS-DMOS) Technology from 7V to 60V , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.