论文信息 - A 1 Gb/s CMOS clock and data recovery circuit

A 1 Gb/s CMOS clock and data recovery circuit

So far, high-speed CMOS clock and data recovery (CDR) circuits usually use a multi-phase oversampling technique that has limited acquisition range and requires a reference clock. The Gb/s CMOS CDR in this paper does not need any reference clock input. The CDR achieves a wide acquisition range of /spl plusmn/200 MHz and small RMS jitter of 7.4 ps (0.0074 UI) in the recovered 1 GHz clock.

Hui Wang | R. Nottenburg

[1] U. Langmann,et al. An 8 GHz silicon bipolar clock-recovery and data-regenerator IC , 1994 .

[2] Deog-Kyoon Jeong,et al. An 800 Mbps multi-channel CMOS serial link with 3/spl times/ oversampling , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .