Analysis on applicable error-correcting code strength of storage class memory and NAND flash in hybrid storage

A hybrid of storage class memory (SCM) and NAND flash is a promising technology for high performance storage. Error correction is inevitable on SCM and NAND flash because their bit error rate (BER) increases with write/erase (W/E) cycles, data retention, and program/read disturb. In addition, scaling and multi-level cell technologies increase BER. However, error-correcting code (ECC) degrades storage performance because of extra memory reading and encoding/decoding time. Therefore, applicable ECC strength of SCM and NAND flash is evaluated independently by fixing ECC strength of one memory in the hybrid storage. As a result, weak BCH ECC with small correctable bit is recommended for the hybrid storage with large SCM capacity because SCM is accessed frequently. In contrast, strong and long-latency LDPC ECC can be applied to NAND flash in the hybrid storage with large SCM capacity because large-capacity SCM improves the storage performance.

[1]  Jongsun Park,et al.  A hybrid multimode BCH encoder architecture for area efficient re-encoding approach , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Shogo Hachiya,et al.  Application Optimized Adaptive ECC with Advanced LDPCs to Resolve Trade-Off among Reliability, Performance, and Cost of Solid-State Drives , 2016, 2016 IEEE 8th International Memory Workshop (IMW).

[3]  In-Cheol Park,et al.  6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Ken Takeuchi,et al.  A High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM/MLC NAND SSD , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Onur Mutlu,et al.  Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Winfried W. Wilcke,et al.  Storage-class memory: The next storage system technology , 2008, IBM J. Res. Dev..

[8]  K. Takeuchi,et al.  Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) , 2009, IEEE Journal of Solid-State Circuits.

[9]  Ken Takeuchi,et al.  x11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM/MLC NAND SSDs by data fragmentation suppression , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[10]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[11]  Ken Takeuchi,et al.  Workload-Based Co-Design of Non-Volatile Cache Algorithm and Storage Class Memory Specifications for Storage Class Memory/NAND Flash Hybrid SSDs , 2017, IEICE Trans. Electron..

[12]  Hiroki Noguchi,et al.  Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for high-performance CPU , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  Shuhei Tanakamaru,et al.  Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Ryutaro Yasuhara,et al.  Highly-reliable TaOx reram technology using automatic forming circuit , 2014, 2014 IEEE International Conference on IC Design & Technology.

[15]  Young-Hyun Jun,et al.  A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface , 2012, IEEE Journal of Solid-State Circuits.

[16]  Shuhei Tanakamaru,et al.  Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs) , 2013, IEEE Journal of Solid-State Circuits.

[17]  S. Tanakamaru,et al.  Post-manufacturing, 17-times acceptable raw bit error rate enhancement, dynamic codeword transition ECC scheme for highly reliable solid-state drives, SSDs , 2011 .

[18]  Shuhei Tanakamaru,et al.  Advanced error prediction LDPC for high-speed reliable TLC nand-based SSDs , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[19]  Krishna Parat,et al.  25nm 64Gb MLC NAND technology and scaling challenges invited paper , 2010, 2010 International Electron Devices Meeting.

[20]  H. Kanaya,et al.  4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[21]  Hsie-Chia Chang,et al.  A 11.5-Gbps LDPC decoder based on CP-PEG code construction , 2009, 2009 Proceedings of ESSCIRC.

[22]  Shogo Hachiya,et al.  Design guidelines of storage class memory/flash hybrid solid-state drive considering system architecture, algorithm and workload characteristic , 2016, IEEE Transactions on Consumer Electronics.

[23]  Shuhei Tanakamaru,et al.  Variation of SCM/NAND Flash Hybrid SSD Performance, Reliability and Cost by Using Different SSD Configurations and Error Correction Strengths , 2016, IEICE Trans. Electron..

[24]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[25]  Ken Takeuchi,et al.  Storage class memory based SSD performance in consideration of error correction capabilities and write/read latencies , 2016, 2016 IEEE Silicon Nanoelectronics Workshop (SNW).

[26]  Shuhei Tanakamaru,et al.  7.7 Enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-flash memory for big-data storage , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[27]  Tomoko Ogura Iwasaki,et al.  Application Driven SCM and NAND Flash Hybrid SSD Design for Data-Centric Computing System , 2015, 2015 IEEE International Memory Workshop (IMW).