A built-in self-testing method for embedded multiport memory arrays

With recent advances in semiconductor technologies, the design and use of memories for realizing complex system-on-a-chip (SoC) is very widespread. The growing need for storage in computer, communication, and network appliances has motivated new advancements in faster and more efficient ways to test memories. Efficient testing schemes for single-port memories have been readily available. Multiport memories are widely used in multiprocessor systems, telecommunication application-specific integrated circuits (ASICs), etc. Research papers which define multiport memory fault models and give march tests for the same are currently available. However, little work has been done to use the power of serial interfacing for testing multiport memories. In this paper, we develop a powerful test architecture for two-port memories using the serial interfacing technique. Based on the serial testing mechanism, we propose new march algorithms which can prove effective to reduce hardware cost considerably for a chip with many two-port memories. Once we understand how serial interfacing helps test two-port memories, one possible extension is to use serial interfacing for p-port memories (p > 2). The proposed method based on the serial interfacing technique has the advantages of high fault coverage, low hardware overhead, and tolerable test application time.

[1]  Said Hamdioui,et al.  Detecting unique faults in multi-port SRAMs , 2001, Proceedings 10th Asian Test Symposium.

[2]  Said Hamdioui,et al.  Port interference faults in two-port memories , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  Said Hamdioui,et al.  Fault models and tests for two-port memories , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[4]  Said Hamdioui,et al.  Consequences of port restrictions on testing two-port memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[6]  V. K. Agarwal,et al.  Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.

[7]  Said Hamdioui,et al.  Thorough testing of any multiport memory with linear tests , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  T. Sridhar.  A New Parallel Test Approach for Large Memories , 1986, IEEE Design & Test of Computers.

[9]  Richard M. Karp,et al.  Parallel Program Schemata , 1969, J. Comput. Syst. Sci..

[10]  Steven Fortune,et al.  Parallelism in random access machines , 1978, STOC.

[11]  Shigeru Mori,et al.  AN ADDRESS MASKABLE PARALLEL TESTING FOR ULTRA HIGH DENSITY DRAMS , 1991, 1991, Proceedings. International Test Conference.

[12]  Pinaki Mazumder,et al.  A novel built-in self-repair approach to VLSI memory yield enhancement , 1990, Proceedings. International Test Conference 1990.

[13]  Yervant Zorian,et al.  Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Tom Chen,et al.  A Self-Testing and Self-Repairing Structure for Ultra-Large Capacity Memories , 1992, Proceedings International Test Conference 1992.

[15]  Janak H. Patel,et al.  Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1989, IEEE Trans. Computers.

[16]  G. S. Koch,et al.  Deterministic self-test of a high-speed embedded memory and logic processor subsystem , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[17]  Michael Nicolaidis,et al.  Testing complex couplings in multiport memories , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[18]  B. Nadeau-Dostie,et al.  A serial interfacing technique for built-in and external testing of embedded memories , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[19]  Cheng-Wen Wu,et al.  Fault simulation and test algorithm generation for random accessmemories , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[21]  Wen-Ben Jone,et al.  A parallel built-in self-diagnostic method for embedded memoryarrays , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Wen-Ben Jone,et al.  An efficient BIST method for small buffers , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[23]  Said Hamdioui,et al.  March tests for realistic faults in two-port memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[24]  J. Schwartz.  Large Parallel Computers , 1966, JACM.

[25]  WuCheng-Wen,et al.  Fault simulation and test algorithm generation for random access memories , 2006 .

[26]  Sungho Kang,et al.  A parallel test algorithm for pattern sensitive faults in semiconductor random access memories , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[27]  Hiroki Koike,et al.  A 30-ns 64-Mb DRAM with built-in self-test and self-repair function , 1992 .

[28]  Said Hamdioui,et al.  Efficient Tests for Realistic Faults in Dual-Port SRAMs , 2002, IEEE Trans. Computers.

[29]  Fabrizio Lombardi,et al.  Detection of inter-port faults in multi-port static RAMs , 2000, Proceedings 18th IEEE VLSI Test Symposium.