Silicon-Proven Timing Signoff Methodology Using Hazard-Free Robust Path Delay Tests

Ensuring a tight correlation between pre-silicon static timing analysis (STA) and post-silicon timing analysis is essential to a robust design flow. Researchers from Intel describe a novel methodology to validate path level STA on silicon using standard scan architecture and path delay tests that are generated by commercial EDA tools. —Vivek Chickermane, Cadence Design Systems

[1]  Magdy S. Abadir,et al.  Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch , 2010, Design Automation Conference.

[2]  Jing Wang,et al.  Scan-Based Speed-Path Debug for a Microprocessor , 2012, IEEE Design & Test of Computers.

[3]  Daher Kaiss,et al.  Post-silicon timing diagnosis made simple using formal technology , 2014, 2014 Formal Methods in Computer-Aided Design (FMCAD).

[4]  Ankit Shah,et al.  Silicon Proven Timing Signoff Methodology using Hazard-Free Robust Path Delay Tests , 2019, 2019 IEEE 37th VLSI Test Symposium (VTS).

[5]  M. C. Bhuvaneswari,et al.  Delay Fault Testing of VLSI Circuits , 2018, Test Generation of Crosstalk Delay Faults in VLSI Circuits.