Design and analysis of the S-band PLL frequency synthesizer with low phase noise

Controlled by a single chip, the S-band PLL frequency synthesizer at 2.82GHz with low phase noise is designed. Based on the study of PLL, the requirements for the phase noise of the crystal reference oscillator are theoretically estimated. And an effective method to completely eliminate the spurs caused by the single chip is presented. The phase noise of 2.82GHz PLL frequency synthesizer at 10 kHz offset is -94.3dBc/Hz, the reference spurs is better than -90dBc and the output power is over 18dBm.