A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping

A scaling-friendly, hybrid, two-stage ΔΣ ADC with a 5-bit SAR as first stage and a VCO as second stage is presented in this work. Since the VCO can provide fine quantization for small signals in the time-domain, it is used to directly quantize the SAR residue without OTA-based residue amplification. Also, having a small input swing obviates the need for VCO non-linearity calibration. The VCO phase overflow problem is solved by using a counter to record the number of overflows, thus allowing a variable sampling rate. Since the VCO phase and counter are never reset, the VCO's first-order noise-shaping capability is retained. A prototype ADC in an 180 nm process achieves 73 dB SNDR over 2.2 MHz bandwidth and consumes 5 mW from a 1.8V supply while sampling at 35 MHz.

[1]  A. K. Gupta,et al.  A Two-Stage ADC Architecture With VCO-Based Second Stage , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Ian Galton,et al.  A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC , 2010, IEEE Journal of Solid-State Circuits.

[3]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[4]  Shouli Yan,et al.  An uncalibrated 2MHz, 6mW, 63.5dB SNDR discrete-time input VCO-based ΔΣ ADC , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[5]  Amr Elshazly,et al.  A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Michiel Steyaert,et al.  A 0.02mm2 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR , 2010, 2010 Symposium on VLSI Circuits.

[7]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[8]  Nan Sun,et al.  An Energy-Efficient Low Frequency-Dependence Switching Technique for SAR ADCs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[10]  Amr Elshazly,et al.  A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Ali Hajimiri,et al.  Virtual damping and Einstein relation in oscillators , 2003, IEEE J. Solid State Circuits.