Hurwitz stable reduced order modeling for RLC interconnect trees

We present a new realizable reduced order modeling technique for RLC interconnect trees. Both lumped and distributed wire models can be used with this technique. Provable stability is achieved by using Hurwitz polynomials. Moment computation process is avoided but moments can still be matched implicitly. In experiments, the proposed Hurwitz three-pole model can accurately and efficiently capture inductive effect for both near end and far end nodes.

[1]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Lawrence T. Pileggi,et al.  On the stability of moment-matching approximations in asymptotic waveform evaluation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[4]  Bernard N. Sheehan,et al.  TICER: Realizable reduction of extracted RC circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[5]  Anirudh Devgan,et al.  Realizable reduction for RC interconnect circuits , 1999, ICCAD.

[6]  D. S. Gao,et al.  Propagation delay in RLC interconnection networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[7]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sung-Mo Kang,et al.  Performance driven MCM routing using a second order RLC tree delay model , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[9]  Sung-Mo Kang,et al.  Fast Approximation of the Transient Response of Lossy Transmission Line Trees , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 1999, DAC '99.

[13]  S. Barnett.  Polynomials and linear control systems , 1983 .

[14]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Charles J. Alpert,et al.  Buffer insertion with accurate gate and interconnect delay computation , 1999, DAC '99.

[16]  Chung-Kuan Cheng,et al.  Extending moment computation to 2-port circuit representations , 1998, DAC.

[17]  P. R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.