Necessary and sufficient conditions for robust delay-fault testability of combinational logic circuits