Error and flow control in terabit intelligent optical backplanes

The design of a free-space optical backplane which supports error and flow control functions is described. Traditionally, these functions are implemented in custom high-speed electronic application specific integrated circuits, which are physically removed from the optical interconnect layer. In this paper, we consider migrating these functions directly into the optoelectronic layer, yielding an "intelligent optical backplane." Conventional error control protocols are infeasible with optical backplanes since they require excessive amounts of hardware. The design of an efficient error control protocol based upon a multidimensional parity check, along with the effective flow control protocol is proposed and analyzed. The key blocks of the protocol have been implemented in 0.8- and 0.5-/spl mu/m CMOS/SEED devices and are summarized. The protocols require significantly less hardware than alternative schemes, and smart pixel arrays supporting these protocols are scalable to higher bandwidths and lower latencies. A very large scale integration analysis indicates that using 2004 technology, a free-space backplane can potentially be clocked at 1 GHz and support 24 Tb/s of bandwidth. Finally, the proposed error control protocols should be useful in optical disks and holographic memory systems, which also perform error control on large two-dimensional arrays of optical bits.

[1]  Marc Chateauneuf,et al.  Design and implementation of a four-stage clustered free-space optical interconnect , 1998, Other Conferences.

[2]  T H Szymanski,et al.  Reconfigurable intelligent optical backplane for parallel computing and communications. , 1996, Applied optics.

[3]  S Araki,et al.  Experimental free-space optical network for massively parallel computers. , 1996, Applied optics.

[4]  Ashok V. Krishnamoorthy,et al.  Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap , 1996 .

[5]  Mark A. Neifeld,et al.  Parallel Error Correction using Spectral Reed-Solomon Codes , 1997 .

[6]  M A Neifeld,et al.  Error correction for free-space optical interconnects: space-time resource optimization. , 1998, Applied optics.

[7]  K Hamanaka,et al.  Optical bus interconnection system using Selfoc lenses. , 1991, Optics letters.

[8]  Ted H. Szymanski,et al.  Architecture of a Terabit Free-Space Intelligent Optical Backplane , 1998, J. Parallel Distributed Comput..

[9]  Ivan V. Tomov,et al.  Two-photon optical data storage , 1998, Other Conferences.

[10]  Donald M. Chiarulli,et al.  Partitioned optical passive star (POPS) multiprocessor interconnection networks with distributed control , 1996 .

[11]  Dimitri P. Bertsekas,et al.  Data networks (2nd ed.) , 1992 .

[12]  Boonchuay Supmonchai,et al.  High-speed VLSI concentrators for terabit intelligent optical backplanes , 1998, Other Conferences.

[13]  Eric Bernier,et al.  Design and implementation of a two-stage optical-power-supply spot array generator for a modulator-based free-space interconnect , 1998, Other Conferences.

[14]  Guy Lemieux,et al.  The NUMAchine multiprocessor , 2000, Proceedings 2000 International Conference on Parallel Processing.

[15]  Timothy Mark Pinkston,et al.  WARRP II: an optoelectronic fully adaptive network router chip , 1998, Other Conferences.

[16]  P. R. Prucnal,et al.  Demonstration of Ultrafast All-Optical Packet Routing , 1997, Photonics in Switching.

[17]  V Tyan,et al.  Terabit optical local area networks for multiprocessing systems. , 1998, Applied optics.

[18]  J. Palais,et al.  Fiber Optic COMMUNICATIONS , 1992 .

[19]  Fabrizio Argenti,et al.  Generalised stop-and-wait protocol , 1992 .