IDDQ Outlier Screening through Two-Phase Approach: Clustering-Based Filtering and Estimation-Based Current-Threshold Determination

We propose a novel IDDQ outlier screening flow through a two-phase approach: a clustering-based filtering and an estimation-based current-threshold determination. In the proposed flow, a clustering technique first filters out chips that have high IDDQ current. Then, in the current-threshold determination phase, device-parameters of the unfiltered chips are estimated based on measured IDDQ currents through Bayesian inference. The estimated device-parameters will further be used to determine a statistical leakage current distribution for each test pattern and to calculate a and suitable current-threshold. Numerical experiments using a virtual wafer show that our proposed technique is 14 times more accurate than the neighbor nearest residual (NNR) method and can achieve 80 % of the test escape in the case of small leakage faults whose ratios of leakage fault sizes to the nominal IDDQ current are above 40%.

[1]  Yoshiyuki Nakamura,et al.  A Multi-dimensional Iddq Testing Method Using Mahalanobis Distance , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  J. MacQueen.  Some methods for classification and analysis of multivariate observations , 1967 .

[3]  K. Sakaguchi.  An Application of IDD Spectrum Testing Method to the Fault Analysis , 2006, 2006 15th Asian Test Symposium.

[4]  James McNames,et al.  Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[6]  P. Rousseeuw.  Silhouettes: a graphical aid to the interpretation and validation of cluster analysis , 1987 .

[7]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  Claude Thibeault.  Improving Delta-I/sub DDQ/-based test methods , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  David Blaauw,et al.  Statistical analysis of subthreshold leakage current for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Takashi Sato,et al.  A Bayesian-based process parameter estimation using IDDQ current signature , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[12]  W. Robert Daasch,et al.  Defect screening using independent component analysis on I/sub DDQ/ , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[13]  Lawrence T. Pileggi,et al.  Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Theo J. Powell,et al.  Delta Iddq for testing reliability , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[15]  Anura P. Jayasumana,et al.  Clustering based evaluation of I/sub DDQ/ measurements: applications in testing and classification of ICs , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[16]  Anura P. Jayasumana,et al.  Clustering based techniques for I/sub DDQ/ testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[17]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.

[18]  Kenneth M. Butler,et al.  Adaptive multidimensional outlier analysis for analog and mixed signal circuits , 2011, 2011 IEEE International Test Conference.

[19]  David Blaauw,et al.  Parametric yield estimation considering leakage variability , 2004, Proceedings. 41st Design Automation Conference, 2004..